

Digital DC/DC PMBus 10A Power Module

ZL9010M

The <code>ZL9010M</code> is a 10A adjustable output, step-down synchronous PMBus-compliant digital power supply. Included in the module is a high-performance digital PWM controller, power MOSFETs, an inductor and all the passive components required for a highly integrated DC/DC power solution. This power module has built-in auto compensation algorithms, which eliminates the need for manual compensation design work. The ZL9010M operates over a wide input voltage range and supports an output voltage range of 0.6V to 3.6V, which can be set by external resistors or via PMBus. Only bulk input and output capacitors are needed to finish the design. The output voltage can be precisely regulated to as low as 0.6V with $\pm 1\%$ output voltage regulation over line, load and temperature variations.

The ZL9010M functions as a switch mode power supply with added benefits of auto compensation, programmable power management features, parametric monitoring and status reporting capabilities.

The ZL9010M is packaged in a thermally enhanced, compact (17.2mm x 11.45mm) and low profile (2.5mm) overmolded high-density array (HDA) package module suitable for automated assembly by standard surface mount equipment. The ZL9010M is RoHS compliant.

Figure 1 represents a typical implementation of the ZL9010M. For PMBus operation, it is recommended to tie the Enable pin (EN) to SGND.

Features

- · Complete digital switch mode power supply
- Auto compensating PID filter
- ±1% output voltage accuracy
- · External synchronization
- · Overcurrent/undercurrent protection
- · Output voltage tracking
- · Current sharing and phase interleaving
- · Programmable sequencing (delay and ramp time)
- Snapshot™ parametric capture
- · PMBus compliant

Applications

- · Server, telecom and datacom
- · Industrial and medical equipment
- · General purpose point-of-load

Related Literature

 AN2034, "Configuring Current Sharing on the ZL2004 and ZL2006"





FIGURE 1. TYPICAL APPLICATION CIRCUIT



*Patent pending package


FIGURE 2. SMALL FOOTPRINT PACKAGE WITH LOW PROFILE AT 2.5mm

Table of Contents

	n Configuration	
Pi	n Descriptions	4
Pi	nout Internal Circuit	6
O:	dering Information	7
ΑI	solute Maximum Ratings	8
Th	ermal Information	8
R	ecommended Operating Conditions	8
ΕI	ectrical Specifications	8
	pical Performance Curves	
_	erating Curves	
	plication Information	
	Internal Bias and Input Voltage Considerations	
	Design Trade-Offs with Switching Frequency	. 14
	Selection of the Input Capacitor	
F.	nctional Description	
	Multi-Mode Pins	
	PMBus Communications	
	PMBus Module Address Selection.	
	Phase Spreading for a Single-Phase Mode of Operation	
	Start-Up Procedure	. 17
	Soft-Start Delay and Ramp Times	
	Power-Good	
	Loop Compensation	. 20
	Adaptive Diode Emulation	
	Input Undervoltage Lockout	
	Output Prebias Protection	. 21
	Output Overcurrent Protection	
	Voltage Tracking	
	Tracking Groups	. 24
	Voltage Margining	
	Output Sequencing	
	Fault Spreading	
	Active Current Sharing	
	Temperature Monitoring Using the XTEMP Pin	
	SnapShot Parameter Capture	
	Nonvolatile Memory and Device Security Featuresyout Guide	
Th	ermal Considerations	
	Package Description	
	Thermal Vias	. 28
	Stencil Pattern Design	
D:	/Bus Command Summary	
-1	PMBus™ Data Formats	
ΡI	/Bus Use Guidelines	
	Summary	
ΡI	/Bus Commands Description	

Firmware Revision History	67
Revision History	68
About Intersil	68
Package Outline Drawing	69

Pin Configuration



Pin Descriptions

PIN	LABEL	TYPE	DESCRIPTION
A1, A2, B3, B6	V25	PWR	Internal 2.5V reference. It is used to power internal circuitry.
А3	PG	0	Power-good output. Provide open-drain power-good signal. By default, the PG pin asserts if the output is within +15/-10% of the target voltage. These limits and the polarity of the pin may be changed via the PMBus interface.
A4	EN	I	Enable input. This pin is factory set as active high. Pull-up to enable the module switching and pull-down to disable switching. If the module is controlled through PMBus command, tie a $10 \text{k}\Omega$ resistor from this pin to SGND to avoid this pin floating.
A5	DDC	I/O	Digital-DC bus (open drain). The DDC pin on all Digital modules in one application should be connected together. This dedicated bus provides the communication channel between modules for features such as sequencing, fault spreading and current sharing. A pull-up resistor is required for this application.
А6	XTEMP	I	External temperature sensor input. Connect to an external 2N3904 transistor with a diode configuration. See Figure 26 on page 26.
A7, A8	VDD	PWR	Controller input voltage. Tie to VIN directly.
C1	SGND	PWR	Signal ground. Connect to low impedance ground plane. Refer to "Layout Guide" on page 27.
D1	DGND	PWR	Digital ground. Common return for digital signals. Connect to low impedance ground plane. Refer to "Layout Guide" on page 27.
E1	SYNC	I/O	Clock synchronization. Used for synchronization to external frequency reference. See <u>Table 8</u> for setting switching frequency.
F1	SA	I	Serial address select pin. Used to assign unique PMBus address to each module and phase spreading.
F10	PGND	PWR	Power ground. Connect to low impedance ground plane.
G1	SCL	I/O	Serial clock. PMBus interface pin.
H1	SDA	I/O	Serial data. PMBus interface pin.
Н9	VR	PWR	Internal 5V reference. Used to power internal drivers. The current limit for the VR pin is 10mA. Please consider this when using the VR pin for driving external circuitry.


Submit Document Feedback 4 intersil FN8422.3 March 16, 2016

Pin Descriptions (Continued)

PIN	LABEL	TYPE	DESCRIPTION
J1	SALRT	0	Serial alert. PMBus interface pin.
K1	FC0	I	Mode Setting. Used to set the single-phase/current sharing mode, auto compensation and SYNC configuration. See Table 9 on page 20.
L1, L2	V1	I	Output voltage selection pin. It is used to program the output voltage through pin-strap setting or connecting a resistor from the V1 pin to SGND (see <u>Table 4 "SINGLE RESISTOR VOUT SETTING" on page 17)</u> . The set voltage on this pin is the maximum allowed output voltage in PMBus programming.
L3	SS I Soft-start pin. Set SS pin by pin-strapping or connecting a resistor to SGND using the appropriate resistor program the delay from when EN is asserted until the output voltage starts to ramp, the output voltage raturn on/off and input undervoltage lockout (UVLO) level (see Table 6 on page 18). This pin can also set tra		Soft-start pin. Set SS pin by pin-strapping or connecting a resistor to SGND using the appropriate resistor. The pin can program the delay from when EN is asserted until the output voltage starts to ramp, the output voltage ramp time during turn on/off and input undervoltage lockout (UVLO) level (see <u>Table 6 on page 18</u>). This pin can also set tracking ratio and upper track limit (see <u>Table 10 on page 23</u>).
L4	VTRK	I	Tracking sense input. Used to track an external voltage source.
L6	FB+	I	Output voltage positive feedback. Positive inputs of differential remote sense for the regulator. Connect to the output rail or the regulation point of load/processor. This pin is noise sensitive. Refer to "Layout Guide" on page 27.
L7	FB-	I	Output voltage negative feedback. Negative input of the differential remote sense for the regulator. Connect to the negative rail or ground of the load/processor.
L8	TEST	TEST	Test pin. For factory test use. Solder down the pin for mechanical strength, but do not connect the pin.
PAD1	VIN	PWR	Power inputs. Input voltage range: 4.5V to 13.2V. Tie directly to the input rail. When the input is between 4.5V to 5.5V, VIN should be tied directly to VCC.
PAD2	PGND	PWR	Power ground. Power ground pins for both input and output returns.
PAD3	SGND	PWR	Signal ground. Connect to low impedance ground plane (see Figure 27 on page 28).
PAD4	sw	PWR	Switch node. Use for monitoring switching frequency. SW pad should be floating or used for snubber connections. To achieve better thermal performance, the SW planes can also be used for heat removal with thermal vias connected to large inner layers (see Figure 27 on page 28).
PAD5	VOUT	PWR	Power Output. Apply output load between these pins and PGND pins. Output voltage range: 0.6V to 3.6V.

Submit Document Feedback 5 intersil 5 FN8422.3 March 16, 2016

Pinout Internal Circuit




Submit Document Feedback 6 intersil FN8422.3 March 16, 2016

Ordering Information

PART NUMBER (Notes 1, 2, 3)	PART MARKING	FIRMWARE REVISION (Note 4)	TEMP RANGE (°C)	PACKAGE (RoHS Compliant)	PKG. DWG. #	
ZL9010MIRZ	ZL9010M	FE03	-40 to +85	32 Ld 17.2x11.45 HDA	Y32.17.2x11.45	
ZL9010MAIRZ	ZL9010M	FE04	-40 to +85	32 Ld 17.2x11.45 HDA	Y32.17.2x11.45	
ZL9010MEVAL1Z Evaluation Board						

NOTES:

- 1. Add "-T*" suffix for tape and reel. Please refer to TB347 for details on reel specifications.
- These Intersil plastic packaged products are RoHS compliant by EU exemption 7C-I and employ special Pb-free material sets, molding compounds/die
 attach materials, and 100% matte tin plate plus anneal (e3) termination finish which is compatible with both SnPb and Pb-free soldering operations.
 Intersil RoHS compliant products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC
 J STD-020.
- 3. For Moisture Sensitivity Level (MSL), please see device information page for <u>ZL9010M</u>. For more information on MSL please see Tech Brief <u>TB363</u>.
- 4. See "Firmware Revision History" on page 67; only the latest firmware revision is recommended for new designs.



Submit Document Feedback 7 intersil FN8422.3 March 16, 2016

Absolute Maximum Ratings (Note 5)

_
DC Supply Voltage for VDD Pin0.3V to 17V
Input Voltage for VIN Pin0.3V to 17V
MOSFET Drive Reference for VR Pin0.3V to 6.5V
2.5V Logic Reference for V25 Pin0.3V to 3V
Logic I/O Voltage for PG, EN, DDC, SYNC,
PG, SCL, SDA, SALRT, FCO, V1, SS Pins0.3V to 6V
Analog Input Voltages XTEMP, VTRK,
FB+, FB-, ISENB Pins0.3V to 6V
Switch Node for SW Pin
Continuous(PGND - 0.3V) to 30V
Transient (<100ns) (PGND - 5V) to 30V
Ground Voltage Differential (DGND - SGND, PGND - SGND)
for DGND, SGND and PGND Pins0.3V to +0.3V
ESD Rating
Human Body Model (Tested per JESD22-A114F)2000V
Machine Model (Tested per JESD22-A115C)200V
Charged Device Model (Tested per JESD22-C110D) 1000V
Latch-up (Tested per JESD78C; Class 2, Level A)

Thermal Information

Thermal Resistance (Typical)	θ_{JA} (°C/W)	θ_{JC} (°C/W)
32 Ld HDA Package (Notes 8, 9)	15	1
Storage Temperature		5°C to +150°C
Pb-Free Reflow Profile		.see Figure 28

Recommended Operating Conditions

Input Supply Voltage Range, V _{IN}	4.5V to 13.2V
Input Supply For Controller, V _{DD} (Note 6)	4.5V to 13.2V
Driver Supply Voltage, VR	4.5V to 5.5V
Output Voltage Range, V _{OUT} (Note 7)	0.54V to 3.6V
Output Current Range, I _{OUT(DC)} (Note 20)	0A to 10A
Operating Junction Temperature Range, T _J	

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 5. Voltage measured with respect to SGND.
- 6. V_{IN} supplies the power FETs. V_{DD} supplies the controller. V_{IN} can be tied to V_{DD} . For $V_{DD} \le 5.5V$, V_{DD} should be tied to VR.
- 7. Includes ±10% margin limits.
- 8. θ_{JA} is simulated in free air with device mounted on a four-layer FR-4 test board (76.2 x 114.3 x 1.6mm) with 80% coverage, 2oz Cu on top and bottom layers, plus two, buried, one-ounce Cu layers with coverage across the entire test board area. Multiple vias were used, with via diameter = 0.3mm on 1.2mm pitch.
- 9. For $\theta_{\mbox{\scriptsize JC}}\!,$ the "case" temperature is measured at the center of the package underside.

Electrical Specifications $V_{IN} = V_{DD} = 12V$, $T_A = -40$ °C to +85°C, unless otherwise noted. Typical values are at $T_A = +25$ °C. **Boldface** limits apply across the operating temperature range, -40°C to +85°C.

PARAMETER	TEST CONDITIONS	MIN (<u>Note 10</u>)	TYP (Note 11)	MAX (Note 10)	UNITS
INPUT AND SUPPLY CHARACTERISTICS		,			
Input Bias Supply Current, I _{DD}	V _{IN} = V _{DD} = 13.2V, f _{SW} = 400kHz, no load	-	35	45	mA
Input Bias Shutdown Current, I _{DDS}	EN = 0V, no PMBus activity	-	15.5	20	mA
Input Supply Current, I _{VIN}	V _{IN} = 12V, I _{OUT} = 10A, V _{OUT} = 1.2V, f _{SW} = 400kHz	-	1.22	-	Α
VR Reference Output Voltage (<u>Note 12</u>)	V _{DD} > 6V	4.5	5.2	5.7	٧
V25 Reference Output Voltage (Note 12)	V _R > 3V	2.25	2.5	2.75	٧
OUTPUT CHARACTERISTICS		1			
Output Voltage Adjustment Range (Note 12)	V _{IN} > V _{OUT} . Does not include margin limits.	0.6	-	3.3	٧
Output Voltage Set-point Resolution	Set using resistors. (See <u>Table 1</u>)	-	50 - 200	-	m۷
	Set using PMBus with temperature compensation applied	-	±0.025	-	% FS
Output Voltage Accuracy (Notes 12, 13)	Includes line, load, temperature	-1	-	1	%
VSEN Input Bias Current (Note 12)	VSEN = 5.5V	-	110	200	μΑ
Output Load Current (Note 20)	V _{IN} = 12V, V _{OUT} = 1.2V	-	10	-	Α
Peak-to-peak Output Ripple Voltage, ΔV _{OUT} (<u>Note 13</u>)	I _{OUT} = 6A, V _{OUT} = 1.2V, C _{OUT} = 1000μF	-	20	_	mV
Soft-start Delay Duration Range (Notes 12, 14)	Set using SS pin or resistor	5	-	20	ms
	Set using PMBus	0.005	-	500	s

Submit Document Feedback 8 Intersil FN8422.3 March 16, 2016

Electrical Specifications $V_{IN} = V_{DD} = 12V$, $T_A = -40\,^{\circ}$ C to $+85\,^{\circ}$ C, unless otherwise noted. Typical values are at $T_A = +25\,^{\circ}$ C. **Boldface** limits apply across the operating temperature range, $-40\,^{\circ}$ C to $+85\,^{\circ}$ C. (Continued)

PARAMETER	TEST CONDITIONS	MIN (Note 10)	TYP (Note 11)	MAX (Note 10)	UNITS
Soft-start Delay Duration Accuracy (Notes 12, 14)	Turn-on delay (Note 16)	-	-0.25/+4	-	ms
	Turn-off delay (Note 16)	-	-0.25/+4	-	ms
Soft-start Ramp Duration Range (Notes 12, 14)	Set using SS pin or resistor	2	-	20	ms
	Set using	0	-	200	ms
Soft-start Ramp Duration Accuracy (Note 12)		-	100	-	μs
DYNAMIC CHARACTERISTICS		-	11		
Voltage Change for Positive Load Step	I_{OUT} = 2A to 10A, slew rate = 1.6A/µs, V_{OUT} = 1.2V (see Figure 19)	-	4	-	%
Voltage Change for Positive Load Step	I_{OUT} = 10A to 2A, slew rate = 1.6A/µs, V_{OUT} = 1.2V (see Figure 19)	-	4	-	%
OSCILLATOR AND SWITCHING CHARACTERISTICS	(Note 12)	11	1.		
Switching Frequency Range		300	-	1000	kHz
Switching Frequency Set-point Accuracy	Predefined settings (See <u>Table 1</u>)	-5	-	5	%
Maximum PWM Duty Cycle	Factory setting (Note 19)	-	-	95	%
Minimum SYNC Pulse Width		150	-	-	ns
Input Clock Frequency Drift Tolerance	External clock source	-13	-	13	%
LOGIC INPUT/OUTPUT CHARACTERISTICS (Note 12	2)		I.	I	
PMBus Speed		_	100	-	kHz
Logic Input Bias Current	EN, PG, SCL, SDA pins	-10	-	10	μΑ
Logic Input Low, V _{IL}		-	-	0.8	V
Logic Input High, V _{IH}		2.0	-	-	٧
Logic Output Low, V _{OL}	I _{OL} ≤ 4mA (<u>Note 18</u>)	-	-	0.4	٧
Logic Output High, V _{OH}	I _{OH} ≥ -2mA (<u>Note 18</u>)	2.25	-	-	V
TRACKING (Note 12)		-	11		
VTRK Input Bias Current	VTRK = 5.5V	-	110	200	μΑ
VTRK Tracking Ramp Accuracy	100% tracking, V _{OUT} - VTRK, no prebias	-100	-	+ 100	m۷
VTRK Regulation Accuracy	100% tracking, V _{OUT} - VTRK	-1	-	1	%
FAULT PROTECTION CHARACTERISTICS (Note 12)			I	l .	
UVLO Threshold Range	Configurable via PMBus	2.85	-	16	٧
UVLO Set-point Accuracy		-150	-	150	mV
UVLO Hysteresis	Factory setting	-	3	-	%
	Configurable via I PMBus	0	-	100	%
UVLO Delay		-	-	2.5	μs
Power-Good V _{OUT} Threshold	Factory setting	-	90	-	% V _{OUT}
Power-Good V _{OUT} Hysteresis	Factory setting	-	5	-	%
Power-Good Delay (Note 17)	Configurable via PMBus	0	-	500	s
VSEN Undervoltage Threshold	Factory setting	-	85	-	% V _{OUT}
	Configurable via PMBus	0	_	110	% V _{OUT}

Submit Document Feedback 9 intersil FN8422.3 March 16, 2016

Electrical Specifications $V_{IN} = V_{DD} = 12V$, $T_A = -40 \,^{\circ}$ C to $+85 \,^{\circ}$ C, unless otherwise noted. Typical values are at $T_A = +25 \,^{\circ}$ C. **Boldface** limits apply across the operating temperature range, -40 $\,^{\circ}$ C to $+85 \,^{\circ}$ C. (Continued)

PARAMETER	TEST CONDITIONS	MIN (Note 10)	TYP (<u>Note 11</u>)	MAX (Note 10)	UNITS
VSEN Overvoltage Threshold	Factory setting	-	115	-	% V _{OUT}
	Configurable via PMBus	0	-	115	% V _{OUT}
VSEN Undervoltage Hysteresis		-	5	-	% V _{OUT}
VSEN Undervoltage/Overvoltage Fault Response	Factory setting	-	16	-	μs
ime	Configurable via PMBus	5	-	60	μs
Thermal Protection Threshold	Factory setting	-	125	-	°C
(Controller Junction Temperature)	Configurable via PMBus	-40	-	125	°C
Thermal Protection Hysteresis		-	15	-	°C

NOTES:

- 10. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.
- 11. Parameters with TYP limits are not production tested unless otherwise specified.
- 12. Parameters are 100% tested for internal controller prior to module assembly.
- 13. V_{OUT} measured at the termination of the FB+ and FB- sense points.
- 14. The device requires a delay period following an enable signal and prior to ramping its output.
- 15. Precise ramp timing mode is only valid when using the EN pin to enable the device rather than PMBus enable.
- 16. The devices may require up to a 4ms delay following the assertion of the enable signal (normal mode) or following the de-assertion of the enable signal.
- 17. Factory setting for Power-good delay is set to the same value as the soft-start ramp time.
- 18. Nominal capacitance of logic pins is 5pF.
- 19. Maximum duty cycle is limited by the equation MAX_DUTY(%) = [1 (150×10⁻⁹ × f_{SW})] × 100 and not to exceed 95%.
- 20. The load current is related to the thermal derating curves. The maximum allowed current is derated while the output voltage goes higher than 2.5V.

Submit Document Feedback 10 intersil FN8422.3 March 16, 2016

Typical values are used unless otherwise noted.




FIGURE 3. ZL9010M EFFICIENCY, VIN = 5V




FIGURE 4. ZL9010M EFFICIENCY, VIN = 12V




FIGURE 5. V_{OUT} = 1.2V TRANSIENT RESPONSE




FIGURE 6. V_{OUT} = 1.8V TRANSIENT RESPONSE




FIGURE 7. V_{OUT} = 2.5V TRANSIENT RESPONSE




FIGURE 8. $V_{OUT} = 3.3V$ TRANSIENT RESPONSE

Typical Performance Curves Operating conditions: T_A = +25 °C, No air flow, C_{OUT} = 3 x 100 μF + 1 x 330 μF.

Typical values are used unless otherwise noted. (Continued)




FIGURE 9. V_{OUT} = 1.2V OUTPUT VOLTAGE RIPPLE




FIGURE 10. V_{OUT} = 1.8V OUTPUT VOLTAGE RIPPLE




FIGURE 11. V_{OUT} = 2.5V OUTPUT VOLTAGE RIPPLE




FIGURE 12. V_{OUT} = 3.3V OUTPUT VOLTAGE RIPPLE




FIGURE 13. SOFT-STOP RAMP-DOWN




FIGURE 14. SOFT-START RAMP-UP

Submit Document Feedback 12 intersil FN8422.3 **Derating Curves** Operating conditions: T_A = +25°C, No air flow. f_{SW} corresponds to those used in Efficiency curves. C_{OUT} = 3 x 100 μ F + 1 x 330 μ F. Typical values are used unless otherwise noted.




FIGURE 15. DERATING CURVE, 5V_{IN} FOR VARIOUS OUTPUT **VOLTAGES, NO AIR FLOW**




FIGURE 16. DERATING CURVE, 12VIN FOR VARIOUS OUTPUT **VOLTAGES, NO AIR FLOW**




FIGURE 17. POWER LOSS CURVE, $5V_{\mbox{\footnotesize{IN}}}$ FOR VARIOUS OUTPUT **VOLTAGES**




FIGURE 18. POWER LOSS CURVE, $12V_{\mbox{\scriptsize IN}}$ FOR VARIOUS OUTPUT **VOLTAGES**

13 intersil FN8422.3 March 16, 2016




FIGURE 19. TEST CIRCUIT FOR ALL PERFORMANCE AND DERATING CURVES

NOTES:

- 21. The PMBus requires pull-up resistors. Please refer to the PMBus specifications for more details.
- 22. The DDC bus requires a pull-up resistor. The resistance will vary based on the capacitive loading of the bus (and on the number of devices connected). The 10kΩ default value, assuming a maximum of 100pF per device, provides the necessary 1μs pull-up rise time. Please refer to "Digital-DC Bus" on page 24 for more details
- 23. Additional capacitance may be required to meet specific transient response targets.

Application Information

Internal Bias and Input Voltage Considerations

Beside VIN supplying the main power conversion, the ZL9010M employs two internal low dropout (LDO) regulators to supply bias voltages for internal circuitry allowing it to operate from a single input supply. The internal bias regulators are as indicated in the following:

VR - The VR LDO provides a regulated 5V bias supply for the MOSFET driver circuits. It is powered from the VDD pin.

V25 - The V25 LDO provides a regulated 2.5V bias supply for the main controller circuitry. It is powered from an internal 5V node.

When the input supply (VDD) is higher than 5.5V, the VR pin should not be connected to any other pin. Due to the dropout voltage associated with the VR bias regulator, the VDD pin can be connected to the VR pin for designs operating from a supply below 5.5V. The internal bias regulators are not designed to be outputs for powering other circuitry, so keep current into the VDD pin below

Typically, VDD is connected directly to VIN. In the case that VDD is powered separately from VIN, the recommended power sequence is to keep EN low, power VDD and then VIN. When the voltage is applied to VIN, VDD should also be applied to avoid unintentional turn-on of the internal high-side MOSFET. If the VDD voltage is different from VIN, prebias start-up and auto-compensation may not work correctly as the VDD voltage is

used to measure input voltage as part of the Prebias and Auto-compensation calculation.

Design Trade-Offs with Switching Frequency

For design of the buck power stage, there is a trade-off when choosing switching frequency to achieve higher power supply efficiency, output ripple and transient response. For output voltages below 2V, a lower switching frequency results in higher efficiency. A lower output ripple and faster transient response is achieved with higher switching frequencies and thereby can reduce the required amount of output capacitance. Also, given an input to output voltage relation, there is a limitation on the allowable switching frequency due to normal part operation. See "Switching Frequency and PLL" on page 19 for more considerations.

To start the design with a goal of high efficiency, select a frequency based on Table 1. To achieve good transient response, a minimum switching frequency of 615kHz is recommended.

TABLE 1. OPTIMAL SWITCHING FREQUENCY FOR EFFICIENCY

v _o -v _{IN}	3.3V (kHz)	5V (kHz)	12V (kHz)
0.6 - 1.5	300	400	400
1.5 - 2.5	300	615	615
2.5 - 3.6	300	400	800

Submit Document Feedback FN8422.3 14 intersil

Completing a Power Supply Design

To achieve a power supply design with digital capabilities using ZL9010M, only input and output capacitors and two resistors are needed. The two resistors are installed on the SA and V1 pins for setting the PMBus address and output voltage, respectively.

Selection of the Input Capacitor

The input filter capacitor should be based on how much ripple the supply can tolerate on the DC input line. The larger the capacitor, the less ripple expected, but consideration should be taken for the higher surge current during power-up. The ZL9010M provides the soft-start function that controls and limits the current surge. The value of the input capacitor can be calculated by Equation 1:

$$C_{IN(MIN)} = I_O \bullet \frac{D \bullet (1-D)}{V_{P-P(MAX)} \bullet f_{SW}}$$
 (EQ. 1)

Where:

 $C_{IN(MIN)}$ is the minimum input capacitance (µF) required I_{O} is the output current (A)

D is the duty cycle (V_O/V_{IN})

V_{P-P(MAX)} is the maximum peak-to-peak voltage (V) f_{SW} is the switching frequency (Hz)

In addition to the bulk capacitance, some low Equivalent Series Resistance (ESR) ceramic capacitance should be placed as close as possible to decouple between the drain terminal of the high-side MOSFET (VIN PAD1) and the source terminal of the low-side MOSFET (PGND PAD2). This is used to reduce voltage ringing created by the switching current across parasitic circuit elements. This ripple's (I_{CINrms}) impact should be considered and can be determined from Equation 2:

$$I_{CINrms} = I_{OUT} \times \sqrt{D \times (1 - D)}$$
 (EQ. 2)

Without capacitive filtering near the power supply circuit, this current would flow through the supply bus and return planes, coupling noise into other system circuitry. The input capacitors should be rated at 1.2x the ripple current calculated in Equation 2 to avoid overheating of the capacitors due to the high ripple current, which can cause premature failure.

Selection of the Output Capacitors

The ZL9010M is designed for low output voltage ripple. The output voltage ripple and transient requirements can be met with bulk output capacitors (C_{OUT}) with low ESR; the recommended minimum ESR is <6M Ω . C_{OUT} can be a low ESR tantalum capacitor, a low ESR polymer capacitor or a ceramic capacitor.

The typical output capacitance range is from 200 μ F to 1200 μ F and decoupling ceramic output capacitors are used per phase. The optimized output capacitance is 700 μ F with an ESR of 5m Ω . The maximum recommended product of output capacitance and equivalent ESR value is given by [C_{OUT} x ESR] <3600 (μ F x m Ω).

With a step load faster than $0.2A/\mu s$, the recommended amount of output capacitor is $100\mu F$ per ampere of step load. Additional output filtering may be needed if further reduction of output ripple or dynamic transient spikes are required.

Functional Description

Multi-Mode Pins

In order to simplify circuit design, the ZL9010M family incorporates patented multi-mode pins that allow the user to easily configure many aspects of the device without programming. Most power management features can be configured using these pins. The multi-mode pins can respond to two types of configurations summarized in Table 2. These pins are sampled when power is applied or by issuing a PMBus command RESTORE_FACTORY_ALL. Refer to "PMBus Command Summary" on page 29.

Pin-strap Settings: With pin strapping, parameters can be set by strapping the pins in one of three possible states: LOW, OPEN, or HIGH. These pins can be connected to SGND for logic LOW as this pin provides a voltage lower than 0.8V. For logic OPEN, they have no connection. These pins can be connected to the V25 pin for logic HIGH settings as this pin provides a regulated voltage higher than 2V when power is applied to the VDD pin.

Resistor Settings: Allows a greater range of adjustability when connecting a finite value resistor (in a specified range) between the multi-mode pin and SGND. Standard 1% resistor values are used and only every fourth standard resistor value is used so the device can reliably recognize the value of resistance connected to the pin while eliminating the error associated with the resistor accuracy. Up to 31 unique selections are available using a single resistor.

TABLE 2. MULTI-MODE PIN CONFIGURATION

PIN TIED TO	VALUE
LOW (Logic LOW)	<0.8VDC
OPEN (N/C)	No connection
HIGH (Logic HIGH)	>2.0VDC
Resistor to SGND	Set by resistor value

There are five multi-mode pins in ZL9010M: FC0, SA, SYNC, SS and V1. The multi-mode pin configuration can set ZL9010M power management features and mode of operation to both single-phase and current-sharing without any programming. SA and V1 are the only two pins that must be set for a general single-phase operation, which use the default settings associated with the other three pins, or overriding other parameters via the PMBus.

The SA sets the PMBus address, phase spreading and Reference/Member assignment in current sharing mode. The effective phase spreading depends on the mode of operation. The Reference/Member is pre-assigned in current sharing mode and up to 8 two-phase with 5 three-phase current-shared group is possible.

The FC0 is used to distinguish between the two modes of operation and is used in combination with SA in current sharing mode. FC0 pin strapping and resistor programming in the range of $10k\Omega$ to $42.2k\Omega$ set the operation to single-phase mode, while the range of $46.4k\Omega$ to $178k\Omega$ is for current sharing mode. The FC0 also sets the Autocomp and Sync configuration.

Submit Document Feedback 15 intersil FN8422.3

The SYNC sets the switching frequency and is only effective in single-phase mode, as SYNC pins are connected together in current-sharing mode.

The SS sets the ramp timing, UVLO and tracking. The V1 sets the output voltage. The SS and V1 are the same purpose in single-phase and current-share modes.

PMBus Communications

The ZL9010M provides an PMBus digital interface that enables the user to configure all aspects of the module operation as well as monitor the input and output parameters. The ZL9010M can be used with any PMBus host device. In addition, the module is compatible with PMBus version 2.0 and includes a SALRT line to help mitigate bandwidth limitations related to continuous fault monitoring. Pull-up resistors are required on the PMBus as specified in the PMBus 2.0 specification. The ZL9010M accepts most standard PMBus commands. When controlling the device with PMBus commands, it is recommended that the enable pin be tied to SGND.

The PMBus device address and VOUT_MAX are the only parameters that must be set by external pins. All other device parameters can be set via the PMBus. The device address is set using the SA pin. VOUT_MAX is determined as 10% greater than the voltage set by the V1 pin.

The ZL9010M supports 100kHz and 400kHz PMBus clock speed with communication interval of 20ms between STORE and RESTORE commands and ~2ms for other general commands.

PMBus Module Address Selection

Each module must have its own unique serial address to distinguish between other devices on the bus. The module address is set by connecting a resistor between the SA pin and SGND. Table 3 lists the available module addresses.

TABLE 3. PMBus ADDRESS VALUES

R _{SA} (kΩ)	PMBus ADDRESS
LOW	0x23
OPEN	0x24
HIGH	0x25
10	0x50
11	0x51
12.1	0x52
13.3	0x53
14.7	0x54
16.2	0x55
17.8	0x56
19.6	0x57
21.5	0x58
23.7	0x59
26.1	0x5A
28.7	0x5B
31.6	0x5C

TABLE 3. PMBus ADDRESS VALUES (Continued)

R _{SA} (kΩ)	PMBus ADDRESS
34.8	0x5D
38.3	0x5E
42.2	0x5F
46.4	0x60
51.1	0x61
56.2	0x62
61.9	0x63
68.1	0x64
75	0x65
82.5	0x66
90.9	0x67
100	0x68
110	0x69
121	0x6A
133	0x6B
147	0x6C
162	0x6D
178	0x6E

Phase Spreading for a Single-Phase Mode of Operation

When multiple point-of-load converters share a common DC input supply, it is desirable to adjust the clock phase offset of each device such that not all devices start to switch simultaneously. Setting each converter to start its switching cycle at a different point in time can dramatically reduce input capacitance requirements and efficiency losses. Since the peak current drawn from the input supply is effectively spread out over a period of time, the peak current drawn at any given moment is reduced and the power losses proportional to the I_{RMS}² are reduced dramatically.

To enable spreading, all converters must be synchronized to the same switching clock. The FCO pin is used to set the configuration of the SYNC pin for each device as described in "Switching Frequency and PLL" on page 19.

Selecting the phase offset for the device in a standalone mode of operation is accomplished by selecting a device address according to the Equation 3:

Phase Offset= device address
$$\times$$
 45° (EQ. 3)

For example:

- A device address of 0x50 or 0x60 would configure no phase
- A device address of 0x51 or 0x61 would configure 45° of phase offset
- A device address of 0x52 or 0x62 would configure 90° of phase offset

Submit Document Feedback intersil FN8422.3 16

The phase offset of each device may also be set to any value between 0° and 360° in 22.5° increments via the PMBus interface. Refer to "PMBus Command Summary" on page 29 for further details.

Output Voltage Selection

The output voltage may be set to a voltage between 0.6V and 3.6V provided that the input voltage is higher than the desired output voltage by an amount sufficient to prevent the device from exceeding its maximum duty cycle specification.

The V1 pins are used to set the output voltage using a single resistor, R_{SET} between the V1 pins and SGND. Table 4 lists the available output voltage settings with a single resistor.

TABLE 4. SINGLE RESISTOR VOUT SETTING

R _{SET} (kΩ)	V _{OUT}
LOW	1.20
OPEN	1.50
HIGH	3.30
10	0.60
11	0.65
12.1	0.70
13.3	0.75
14.7	0.80
16.2	0.85
17.8	0.90
19.6	0.95
21.5	1.00
23.7	1.05
26.1	1.10
28.7	1.15
31.6	1.20
34.8	1.25
38.3	1.30
42.2	1.40
46.4	1.50
51.1	1.60
56.2	1.70
61.9	1.80
68.1	1.90
75	2.00
82.5	2.10
90.9	2.20
100	2.30
110	2.50

TABLE 4. SINGLE RESISTOR VOUT SETTING (Continued)

R _{SET} (kΩ)	V _{OUT}
121	2.80
133	3.00
147	3.30
162	3.60

The output voltage may also be set to any value between 0.6V and 3.6V using a PMBus command over the PMBus interface. Refer to "PMBus Command Summary" on page 29.

The R_{SET} resistors program places an upper limit in output voltage setting through PMBus programming to 10% above the value set by the resistors.

Start-Up Procedure

The ZL9010M follows a specific internal start-up procedure after power is applied to the VDD pin. Table 5 describes the start-up sequence.

If the device is to be synchronized to an external clock source, the clock frequency must be stable prior to asserting the EN pin. The device requires approximately 5ms to 6ms to check for specific values stored in its internal memory. If the user has stored values in memory, those values will be loaded. The device will then check the status of all multi-mode pins and load the values associated with the pin settings.

Once this process is completed, the device is ready to accept commands via the PMBus interface and the device is ready to be enabled. Once enabled, the device requires a minimum delay period following an enable signal and prior to ramping its output, as described in "Soft-Start Delay and Ramp Times" on page 18. If a soft-start delay period less than the minimum has been configured (using PMBus commands), the device will default to the minimum delay period. If a delay period greater than the minimum is configured, the device will wait for the configured delay period prior to starting to ramp its output.

After the delay period has expired, the output will begin to ramp towards its target voltage according to the preconfigured soft-start ramp time that has been set using the SS pin. It should be noted that if the EN pin is tied to VDD, the device will still require approximately 5ms to 6ms before the output can begin its ramp-up as described in Table 5 on page 18.

Submit Document Feedback intersil FN8422.3 17 March 16, 2016

TABLE 5. ZL9010M START-UP SEQUENCE

STEP#	STEP NAME	DESCRIPTION	TIME DURATION
1	Power Applied	Input voltage is applied to the ZL9010M's VDD pin.	Depends on input supply ramp time
2	Internal Memory Check	The device will check for values stored in its internal memory. This step is also performed after a Restore command.	Approximately 5ms to 6ms (device will ignore an enable
3	Multi-mode Pin Check	The device loads values configured by the multi-mode pins.	signal or PMBus traffic during this period)
4	Device Ready	The device is ready to accept an enable signal.	
5	Pre-ramp Delay	The device requires a minimum delay period following an enable signal and prior to ramping its output, as described in <u>"Soft-Start Delay and Ramp Times"</u> on page 18.	

Soft-Start Delay and Ramp Times

It may be necessary to set a delay when an enable signal is received until the output voltage starts to ramp to its target value. In addition, the designer may wish to precisely set the time required for V_{OUT} to ramp to its target value after the delay period has expired. These features may be used as part of an overall inrush current management strategy or to precisely control how fast a load IC is turned on. The ZL9010M gives the system designer several options for precisely and independently controlling both the delay and ramp time periods.

The soft-start delay period begins when the EN pin is asserted and ends when the delay time expires. The soft-start ramp timer enables a precisely controlled ramp to the nominal V_{OUT} value that begins once the delay period has expired. The ramp-up is guaranteed monotonic and its slope may be precisely set using the SS pin.

The soft-start delay and ramp times can be set to a custom value by pin-strapping or connecting a resistor from the SS pin to SGND using the appropriate resistor value from Table 6. See "Input Undervoltage Lockout" on page 21 for further explanation of UVLO setting using SS pin. The value of this resistor is measured upon start-up or Restore and will not change if the resistor is varied after power has been applied to the ZL9010M.

TABLE 6. SOFT-START PIN-STRAP/RESISTOR SETTINGS

R _{SS} (kΩ)	DELAY TIME (ms)	RAMP TIME (ms)	UVLO (V)
LOW	5	2	4.5
OPEN	5	5	
HIGH	10	10	
10	5	2	3
11	5	5	
12.1	10		
13.3	20		
14.7	5	10	
16.2	10		
17.8	20		

TABLE 6. SOFT-START PIN-STRAP/RESISTOR SETTINGS (Continued)

R _{SS} (kΩ)	DELAY TIME (ms)	RAMP TIME (ms)	UVLO (V)	
19.6	5	2	4.5	
21.5	10			
23.7	5	5		
26.1	10			
28.7	20			
31.6	5	10		
34.8	10			
38.3	20			
42.2	5	2	10.8	
46.4	10			
51.1	5	5		
56.2	10			
61.9	20			
68.1	5	10		
75	10			
82.5	20			

With the SS pin OPEN, the default value for delay time and ramp time is 5ms. The soft-start delay and ramp times are set to custom values via the PMBus interface. When the delay time is set to 0ms, the device begins its ramp-up after the internal circuitry has initialized (approximately 2ms). When the soft-start ramp period is set to 0ms, the output ramps up as quickly as the output load capacitance and loop settings allow. It is generally recommended to set the soft-start ramp to a value greater than 500µs to prevent inadvertent fault conditions due to excessive inrush current.

The ZL9010M has a minimum $t_{\mbox{ON_DELAY}}$ requirement that is a function of the operating mode. Table 7 shows the different mode configurations and the minimum $t_{\mbox{ON}}$ DELAY required for each mode. Current sharing is configured with the ISHARE_CONFIG PMBus command, Auto compensation is configured with the AUTO_COMP_CONFIG command and standby mode is configured as low power with the USER_CONFIG command. Refer to "PMBus Command Summary" on page 29.

Submit Document Feedback FN8422.3 18 intersil

Resistor programming on the SS pin with a delay time of 20ms can be used to satisfy the minimum $t_{\mbox{\scriptsize ON}}$ DELAY of 15ms.

TABLE 7. MINIMUM ton DELAY vs OPERATING MODE

CURRENT SHARING	AUTOCOMP	LOW-POWER STANDBY	MIN. t _{ON_DELAY} (ms)
Х	Disabled	False	5
Disabled	Enabled	False	5
Disabled	Х	True	10
Enabled	Disabled	True	15
Enabled	Enabled	Х	15

Power-Good

The ZL9010M provides a Power-good (PG) signal that indicates the output voltage is within a specified tolerance of its target level and no fault condition exists. By default, the PG pin asserts if the output is within +15/-10% of the target voltage. These limits and the polarity of the pin may be changed via the PMBus interface. Refer to "PMBus Command Summary" on page 29.

A PG delay period is defined as the time when all conditions within the ZL9010M for asserting PG are met, to when the PG pin is actually asserted. This feature is commonly used instead of using an external reset controller to control external digital logic.

By default, the ZL9010M PG delay is set to 1ms and may be changed using the PMBus as described in "PMBus Command Summary" on page 29.

By default, the ZL9010M PG delay is set equal to the soft-start ramp time setting. Therefore, if the soft-start ramp time is set to 6ms, the PG delay is set to 6ms. The PG delay may be set independently of the soft-start ramp using the PMBus as described in "PMBus Command Summary" on page 29.

If Auto Comp is enabled, the PG timing is further controlled by the PG Assert parameter, as described in "Loop Compensation" on page 20.

Switching Frequency and PLL

The ZL9010M incorporates an internal phase-locked loop (PLL) to clock the internal circuitry. The PLL can be driven by an external clock source connected to the SYNC pin. When using the internal oscillator, the SYNC pin can be configured as a clock source for other Intersil Digital devices. With the FCO pin, the SYNC pin can be configured as input, Auto detect and Output. Pinstrap resistor setting to "input" mode is applicable for member devices used in current sharing mode only.

When multiple modules are used together, connecting the SYNC pins together will force all devices to synchronize with each other. One device must set its SYNC pin as an output and the remaining devices must have their SYNC pins set as Auto Detect.

SYNC AUTO DETECT

In Auto Detect mode, the module will check for a clock signal on the SYNC pin immediately after power-up. In this case, the incoming clock signal must be in the range of 300kHz to 1.0MHz and must be stable within 10µs after V25 rises above 2.25V. If

the device is in Low Power Mode, it will check for a clock signal on the SYNC pin immediately after EN goes true. In this case, the incoming clock signal must be in range and stable before EN goes true. If a clock signal is present, the ZL9010M's oscillator will then synchronize with the rising edge of the external clock.

If no incoming clock signal is present, the ZL9010M will configure the switching frequency according to an external resistor, R_{SYNC}, connected between SYNC and SGND using Table 8, given that FCO used pin-strap or has a resistor R_{FCO} in the range of $10k\Omega$ to $13.3k\Omega$. When FCO is OPEN, or used with resistor settings in the range, the switching frequency of the ZL9010M is set to a default of 615kHz. The module will only read the SYNC pin connection during the first start-up sequence; changes to SYNC pin connections will not affect f_{SW} until the power (V_{DD}) is cycled off and on. Frequency modifications without restarting the VDD power can disable the SYNC auto detect function.

SYNC OUTPUT

When the SYNC pin is configured as an output via PMBus, the device will run from its internal oscillator and will drive the resulting internal oscillator signal onto the SYNC pin so other devices can be synchronized to it. The SYNC pin will not be checked for an incoming clock signal while in this mode.

When FCO is used with resistor settings in the range of 14.7k Ω to 31.6k Ω , the ZL9010M drives the SYNC pin with frequency as described in Table 9 and will ignore any resistor settings on SYNC pin. Similarly, when FC0 is used with selected value of resistors in the range of $46.4k\Omega$ to $178k\Omega$, the ZL9010M operates in current sharing mode with the SYNC pin providing clock out.

When FCO is used with resistor settings in the range of $34.8k\Omega$ to $42.2k\Omega$, the ZL9010M will first read the SYNC pin connection and drives the SYNC pin with the frequency described in Table 8. In this mode, the SYNC pin should not be pin strapped to LOW or HIGH (voltage source). It is recommended to connect a buffer with high impedance, as seen by the SYNC pin of the module providing the clock out, to subsequently drive the SYNC pin of other devices.

SYNC SETTING VIA PMBUS CONSIDERATION

The switching frequency can be set to any value between 300kHz and 1.0MHz using the PMBus interface. The available frequencies below 1.0MHz are defined by $f_{SW} = 8MHz/N$, where the whole number N is $8 \le N \le 27$. Refer to <u>"PMBus Command Summary" on</u> page 29. If a value other than $f_{SW} = 8MHz/N$ is entered using a PMBus command, the internal circuitry will select the valid switching frequency value that is closest to the entered value. For example, if 810kHz is entered, the device will select 800kHz (N = 10).

Submit Document Feedback FN8422.3 19 intersil

TABLE 8. SWITCHING FREQUENCY PIN-STRAP/RESISTOR SETTINGS

SYNC PIN/ R _{SYNC} (kΩ)	f _{SW} (kHz)
LOW	400
OPEN	615
HIGH	800
14.7	296
16.2	320
17.8	364
19.6	400
21.5	421

SYNC PIN/ R _{SYNC} (kΩ)	^f sw (kHz)
23.7	471
26.1	533
28.7	571
31.6	615
34.8	727
38.3	800
46.4	889
51.1	1000

Loop Compensation

The ZL9010M operates as a voltage-mode synchronous buck controller with a fixed frequency PWM scheme. The module is internally compensated via the PMBus interface. The auto compensation feature measures the characteristics of the power train and calculates the proper tap coefficients and can be configured according to an external resistor, R_{FCO}, connected between FCO and SGND in <u>Table 9</u>.

TABLE 9. FCO PIN-STRAP/RESISTOR SETTINGS

	AUTOCOMP CONFIG				
FCO PIN/ R _{FCO} (kΩ)	AC SINGLE/ DISABLE	AC GAIN	STORE VALUES	SYNC PIN CONFIG	SYNC OVERRIDE
LOW	Αι	ito Comp l	Disabled		
OPEN	Cinale	70	Not Stored	Auto I	Detect
HIGH	Single	70	Store in Flash		
10		50	Not Stored		
11	Single	50	Store in Flash	Auto I	D-44
12.1		90	Not Stored	Auto Detect	
13.3		90	Store in Flash		
14.7	Αι	ito Comp l	Disabled	Output	400kHz
16.2			Not Stored		
17.8	Single	70	Store in Flash		
19.6	Αι	ito Comp l	Disabled		615kHz
21.5			Not Stored		
23.7	Single	70	Store in Flash		
26.1	Auto Comp Disabled			800kHz	
28.7			Not Stored		
31.6	Single	70	Store in Flash		
34.8	Auto Comp Disabled			Depend on	
38.3			Not Stored		RSYNC
42.2	Single	70	Store in Flash		

If the device is configured to store auto comp values, the calculated compensation values will be saved in the Auto Comp Store and may be read back through the PID_TAPS command. If

repeat mode is enabled, the first Auto Comp results after the first ramp will be stored; the values calculated periodically are not stored in the Auto Comp Store. When compensation values are saved in the Auto Comp Store, the device will use those compensation values on subsequent ramps. In repeat mode, the latest Auto Comp results will always be used during operation. Stored Auto Comp results can only be cleared by disabling Auto Comp Store, which is not permitted while the output is enabled. However, sending the AUTOCOMP_CONTROL command while enabled in Store mode will cause the next results to be stored, overwriting previously stored values. If auto compensation is disabled, the device will use the compensation parameters that are stored in the DEFAULT_STORE or USER_STORE.

If the PG Assert parameter is set to "Use PG Delay," PG will be asserted according to the POWER_GOOD_DELAY command, after which Auto Comp will begin. When Auto Comp is enabled, the user must not program a Power-Good Delay that will expire before the ramp is finished. If PG Assert is set to "After Auto Comp," PG will be asserted immediately after the first Auto Comp cycle completes (POWER_GOOD_DELAY will be ignored).

The routine can be set via the PMBus interface to execute one time after ramp or periodically while regulating and have either PG Assert behavior described earlier. Note that the Auto Compensation feature requires a minimum toN_DELAY as described in "Soft-Start Delay and Ramp Times" on page 18.

The Auto Comp Gain control scales the Auto Comp results to allow a trade-off between transient response and steady-state duty cycle jitter. A setting of 100% will provide the fastest transient response while a setting of 10% will produce the lowest jitter.

With resistor settings, auto compensation can only be set to execute one time after ramp with option to store auto comp values. With auto compensation disabled, PG is asserted according to POWER_GOOD_DELAY. With auto compensation executed once and auto comp values not stored, PG is asserted after auto compensation is complete at every start-up event. With auto compensation executed once and auto comp values stored, PG is asserted after auto compensation is complete at the first start-up event and is asserted according to POWER_GOOD_DELAY for subsequent start-up event along with using the stored auto comp values from the first start-up. By default with FCO OPEN, auto compensation is configured to execute one time after ramp with 70% Auto Comp Gain, PG asserted immediately after the first Auto Comp cycle completes and auto comp values not stored.

Note that if Auto Comp is enabled, for best results V_{IN} must be stable before Auto Comp begins, as shown in Equation 4.

$$\frac{\Delta V_{IN}}{VIN_{Nom}}(in\%) \le \frac{100\%}{1 + \frac{256 \bullet V_{OUT}}{VIN_{Nom}}}$$
 (EQ. 4)

The auto compensation function can also be configured via the AUTO_COMP_CONFIG command and controlled using the AUTO_COMP_CONTROL command over the PMBus interface. Please refer to "PMBus Command Summary" on page 29 for further details.

Submit Document Feedback 20 intersil FN8422.3 March 16, 2016

Adaptive Diode Emulation

Adaptive diode emulation mode turns off the low-side FET gate drive at low load currents to prevent the inductor current from going negative, reducing the energy losses and increasing overall efficiency. Diode emulation is available to single-phase devices only.

Note: the overall bandwidth of the device may be reduced when in diode emulation mode. Disabling the diode emulation prior to applying significant load steps is recommended.

Input Undervoltage Lockout

The input undervoltage lockout (UVLO) prevents the ZL9010M from operating when the input falls below a preset threshold, indicating the input supply is out of its specified range.

The UVLO threshold (V_{UVLO}) can be set between 2.85V and 16V using the PMBus interface.

Once an input undervoltage fault condition occurs, the device can respond in a number of ways, as follows:

- 1. Continue operating without interruption.
- Continue operating for a given delay period, followed by shutdown if the fault still exists. The device remains in shutdown until instructed to restart.
- Initiate an immediate shutdown until the fault is cleared. The user can select a specific number of retry attempts.

The default response from a UVLO fault is an immediate shutdown of the module. The controller continuously checks for the presence of the fault condition. If the fault condition is no longer present, the ZL9010M is re-enabled.

Output Overvoltage Protection

The ZL9010M offers an internal output overvoltage protection circuit that can be used to protect sensitive load circuitry from being subjected to a voltage higher than its prescribed limits. A hardware comparator is used to compare the actual output voltage (seen at the FB+ pin) to a threshold set to 15% higher than the target output voltage (the default setting). If the FB+ voltage exceeds this threshold, the PG pin deasserts and the controller can then respond in a number of ways, as follows:

- Initiate an immediate shutdown until the fault is cleared. The user can select a specific number of retry attempts.
- Turn off the high-side and the low-side MOSFETs until the device attempts a restart.

The default response from an overvoltage fault is to immediately shut down. The controller continuously checks for the presence of the fault condition and when the fault condition no longer exists, the device is re-enabled.

For continuous overvoltage protection when operating from an external clock, the only allowed response is an immediate shutdown.

Please refer to <u>"PMBus Command Summary" on page 29</u> for details on how to select specific overvoltage fault response options via PMBus.

Output Prebias Protection

An output prebias condition exists when an externally applied voltage is present on a power supply's output before the power supply's control IC is enabled. Certain applications require that the converter not be allowed to sink current during start-up if a prebias condition exists at the output. The ZL9010M provides prebias protection by sampling the output voltage prior to initiating an output ramp.

If a prebias voltage lower than the target voltage exists after the preconfigured delay period has expired, the target voltage is set to match the existing prebias voltage and both drivers are enabled. The output voltage is then ramped to the final regulation value at the preconfigured ramp rate.

The actual time the output takes to ramp from the prebias voltage to the target voltage varies, depending on the prebias voltage, but the total time elapsed from when the delay period expires and when the output reaches its target value, will match the preconfigured ramp time (see Figure 20).


If a prebias voltage higher than the target voltage exists after the preconfigured delay period has expired, the target voltage is set to match the existing prebias voltage and both drivers are enabled with a PWM duty cycle that would ideally create the pre-bias voltage.

Once the preconfigured soft-start ramp period has expired, the PG pin is asserted (assuming the prebias voltage is not higher than the overvoltage limit). The PWM then adjusts its duty cycle to match the original target voltage and the output ramps down to the preconfigured output voltage.

If a prebias voltage higher than the overvoltage limit exists, the device does not initiate a turn-on sequence and declares an overvoltage fault condition to exist. In this case, the device responds based on the output overvoltage fault response method that has been selected. See "Output Overvoltage Protection" on page 21 for response options due to an overvoltage condition.

Note that prebias protection is not offered for current sharing groups that also have tracking enabled. The V_{DD} must be the same voltage as V_{IN} for proper prebias start-up in single module operation.

Submit Document Feedback 21 intersil FN8422.3






FIGURE 20. OUTPUT RESPONSES TO PREBIAS VOLTAGES

Output Overcurrent Protection

The ZL9010M can protect the power supply from damage if the output is shorted to ground or if an overload condition is imposed on the output. The following overcurrent protection response options are available:

- Initiate a shutdown and attempt to restart an infinite number of times with a preset delay period between attempts.
- 2. Initiate a shutdown and attempt to restart a preset number of times with a preset delay period between attempts.
- 3. Continue operating for a given delay period, followed by shutdown if the fault still exists.
- 4. Continue operating through the fault (this could result in permanent damage to the power supply).
- 5. Initiate an immediate shutdown.

The default response from an overcurrent fault is an immediate shutdown of the controller. The controller continuously checks for the presence of the fault condition and if the fault condition no longer exists, the device is reenabled.

Please refer to <u>"PMBus Command Summary" on page 29 for</u> details on how to select specific overcurrent fault response options via PMBus.

Thermal Overload Protection

The ZL9010M includes a thermal sensor that continuously measures the internal temperature of the module and shuts down the controller when the temperature exceeds the preset limit. The default temperature limit is set to +125 °C in the factory, but the user may set the limit to a different value if desired. See <u>"PMBus Command Summary" on page 29</u> for

details. Note that setting a higher thermal limit via the PMBus interface may result in permanent damage to the controller. Once the module has been disabled due to an internal temperature fault, the user may select one of several fault response options as follows:

- Initiate a shutdown and attempt to restart an infinite number of times with a preset delay period between attempts.
- 2. Initiate a shutdown and attempt to restart a preset number of times with a preset delay period between attempts.
- Continue operating for a given delay period, followed by shutdown if the fault still exists.
- 4. Continue operating through the fault (this could result in permanent damage to the power supply).
- 5. Initiate an immediate shutdown.

If the user has configured the module to restart, the controller waits the preset delay period (if configured to do so) and then checks the module temperature. If the temperature has dropped below a threshold that is approximately +15°C lower than the selected temperature fault limit, the controller attempts to restart. If the temperature still exceeds the fault limit, the controller waits the preset delay period and retries again.

The default response from a temperature fault is an immediate shutdown of the module. The controller continuously checks for the fault condition and once the fault has cleared, the ZL9010M is reenabled.

Refer to <u>"PMBus Command Summary" on page 29</u> for details on how to select specific temperature fault response options via PMBus.

Voltage Tracking

Numerous high performance systems place stringent demands on the order in which the power supply voltages are turned on. This is particularly true when powering FPGAs, ASICs and other advanced processor devices that require multiple supply voltages to power a single die. In most cases, the I/O interface operates at a higher voltage than the core and therefore the core supply voltage must not exceed the I/O supply voltage according to the manufacturers' specifications. Voltage tracking protects these sensitive ICs by limiting the differential voltage between multiple power supplies during the power-up and power-down sequence.

The ZL9010M integrates a lossless tracking scheme that allows its output to track a voltage that is applied to the VTRK pin with no external components required. The VTRK pin is an analog input that, when tracking mode is enabled, configures the voltage applied to the VTRK pin to act as a reference for the device's output regulation. Figure 21 illustrates the typical connection of two tracking modules.

Submit Document Feedback 22 intersil FN8422.3




FIGURE 21. PMBus TRACKING CONFIGURATION

The ZL9010M offers two modes of tracking as follows and can be configured according to an external resistor, R_{SS} , connected between SS and SGND in $\underline{\text{Table 10}}$ or via PMBus. The t_{ON_DELAY} time is set to 5ms and t_{OFF_DELAY} time is set to 35ms. The RAMP time is set to 2ms, but can track to a slower RAMP time, i.e., >2ms.

TABLE 10. TRACKING RESISTOR SETTINGS

R _{SS} (kΩ)	TRACK RATIO (%)	UPPER TRACK LIMIT	RAMP-UP/DOWN BEHAVIOR
90.9	100	Limited by target	Output does not decrease before PG
100			Output always follows VTRK
110		Limited by VTRK	Output does not decrease before PG
121			Output always follows VTRK
133	50	Limited by target	Output does not decrease before PG
147			Output always follows VTRK
162		Limited by VTRK	Output does not decrease before PG
178	1		Output always follows VTRK

- Coincident. This mode configures the module to ramp its output voltage at the same rate as the voltage applied to the VTRK pin. Two options are available for this mode:
- Track at 100% V_{OUT} limited. Member rail tracks the reference rail and stops when the member reaches its target voltage <u>Figure 22 (A)</u>.
- Track at 100% VTRK limited. Member rail tracks the reference at the instantaneous voltage value applied to the VTRK pin Figure 22 (B).




FIGURE 22. COINCIDENT TRACKING

- 2. Ratiometric. This mode configures the module to ramp its output voltage at a rate that is a percentage of the voltage applied to the VTRK pin. The default setting is 50%, but an external resistor string may be used to configure a different tracking ratio:
- Track at 50% V_{OUT} limited. Member rail tracks the reference rail and stops when the member reaches 50% of the target voltage <u>Figure 23 (A)</u>.
- Track at 50% VTRK limited. Member rail tracks the reference at the instantaneous voltage value applied to the VTRK pin until the member rail reaches 50% of the reference rail voltage, or if the member is configured to less than 50% of the reference the member will achieve its configured target Figure 23 (B).




FIGURE 23. RATIOMETRIC TRACKING

Submit Document Feedback 23 intersil FN8422.3 March 16, 2016

The master module device in a tracking group is defined as the device that has the highest target output voltage within the group. This master device will control the ramp rate of all tracking devices and is not configured for tracking mode. A delay of at least 6ms must be configured into the master device and the user may also configure a specific ramp rate. Any device that is configured for tracking mode will ignore its soft-start delay and its output will take on the turn-on/turn-off characteristics of the reference voltage present at the VTRK pin. All of the ENABLE pins in the tracking group must be connected together and driven by a single logic source. Tracking is configured via the PMBus interface by using the TRACK_CONFIG PMBus command. Refer to "PMBus Command Summary" on page 29 for further details on configuring tracking mode using PMBus.

When the ZL9010M is configured to the voltage tracking mode, the voltage applied to the VTRK pin acts as a reference for the member device(s) output regulation. When the Auto Compensation algorithm is used the soft-start values (Rise/Fall times) are used to calculate the loop gain used during the turn-on/turn-off ramps. If current sharing is used, constrain the rise/fall time between 5ms and 20ms to ensure current sharing while ramping.

Tracking Groups

In a tracking group, the device configured to the highest voltage within the group is defined as the reference device. The device(s) that track the reference is called member device(s). The reference device will control the ramp delay and ramp rate of all tracking devices and is not placed in the tracking mode. The reference device is configured to the highest output voltage for the group and all other device(s)' output voltages are meant to track and never exceed the reference device output voltage. The reference device must be configured to have a minimum TON_DELAY and TON-RISE as shown in Equation 5:

$$t_{ON_DLY}(REF) \ge t_{ON_DLY}(MEM) + t_{ON_RISE}(REF)$$
 (EQ. 5)
+ 5ms $\ge t_{ON_DLY}(MEM) + 6ms$

This delay allows the member device(s) to prepare their control loops for tracking following the assertion of ENABLE.

The member device TOFF_DELAY has been redefined to describe the time that the VTRK pin will follow the reference voltage after enable is de-asserted. The delay setting sets the timeout for the member's output voltage to turn off in the event that the reference output voltage does not achieve zero volts.

The member device(s) must have a minimum TOFF_DELAY of as shown in Equation 6:

$$t_{OFF_DLY}(MEM) \ge t_{OFF_DLY}(REF)$$
 (EQ. 6)
+ $t_{OFF_FALL}(REF) + 5ms$

All of the ENABLE pins must be connected together and driven by a single logic source or a PMBus Broadcast Enable command may be used.

The configuration settings for <u>Figures 22</u> and <u>23</u> are shown in <u>Tables 11</u> through <u>14</u>. In each case the reference and member rise times are set to the same value.

TABLE 11. TRACKING CONFIGURATION (Figure 22 (A))

RAIL	V _{OUT}	t _{ON} DLY (ms)	t _{ON} RISE (ms)	t _{OFF} DLY (ms)	t _{OFF} FALL (ms)	MODE
Reference	1.8	15	5	5	5	Tracking Disabled
Member	0.9	5	5	15	5	100% V _{OUT} Limited

TABLE 12. TRACKING CONFIGURATION (Figure 22 (B))

RAIL	V _{OUT}	t _{ON} DLY (ms)	t _{ON} RISE (ms)	t _{OFF} DLY (ms)	t _{OFF} FALL (ms)	MODE
Reference	1.8	15	5	5	5	Tracking Disabled
Member	1.8	5	5	15	5	100% V _{TRK} Limited

TABLE 13. TRACKING CONFIGURATION (Figure 23 (A))

RAIL	V _{OUT} (V)	t _{ON} DLY (ms)	t _{ON} RISE (ms)	t _{OFF} DLY (ms)	t _{OFF} FALL (ms)	MODE
Reference	1.8	15	5	5	5	Tracking Disabled
Member	0.9	5	5	15	5	50% V _{OUT} Limited

TABLE 14. TRACKING CONFIGURATION (Figure 23 (B))

RAIL	V _{ОUТ} (V)	t _{ON} DLY (ms)	t _{ON} RISE (ms)	t _{OFF} DLY (ms)	t _{OFF} FALL (ms)	MODE
Reference	1.8	15	5	5	5	Tracking Disabled
Member	1.8	5	5	15	5	50% V _{TRK} Limited

Voltage Margining

The ZL9010M offers a simple means to vary its output higher or lower than its nominal voltage setting in order to determine whether the load device is capable of operating over its specified supply voltage range. The MGN command is set through the PMBus interface.

The module's output will be forced higher than its nominal set point when the MGN command is set HIGH and the output will be forced lower than its nominal set point when the MGN command is set LOW. Default margin limits of $V_{NOM}\,\pm5\%$ are pre-loaded in the factory, but the margin limits can be modified through the PMBus interface to as high as $V_{NOM}\,\pm\,10\%$ or as low as OV, where V_{NOM} is the nominal output voltage set point determined by the V1 pin.

The margin limits and the MGN command can both be set individually through the PMBus interface. Additionally, the transition rate between the nominal output voltage and either margin limit can be configured through the PMBus interface. Refer to "PMBus Command Summary" on page 29 for further instructions on modifying the margining configurations.

Digital-DC Bus

The Digital-DC Communications (DDC) bus is used to communicate between Intersil Digital modules and devices. This dedicated bus provides the communication channel between devices for features such as sequencing, fault spreading and current sharing. The DDC pin on all Digital-DC devices in an application should be connected together. A pull-up resistor is

Submit Document Feedback 24 intersil FN8422.3

March 16, 2016

required on the DDC bus in order to guarantee the rise time as shown in Equation 7:

Rise Time =
$$R_{PII}^*C_{I,OAD} \approx 1 \mu s$$
 (EQ. 7)

where R_{PU} is the DDC bus pull-up resistance and C_{LOAD} is the bus loading. The pull-up resistor may be tied to an external 3.3V or 5V supply as long as this voltage is present prior to or during device power-up. As a rule of thumb, each device connected to the DDC bus presents approximately 10pF of capacitive loading and each inch of FR4 PCB trace introduces approximately 2pF. The ideal design uses a central pull-up resistor that is well matched to the total load capacitance. The minimum pull-up resistance should be limited to a value that enables any device to assert the bus to a voltage that ensures a logic 0 (typically 0.8V at the device monitoring point), given the pull-up voltage and the pull-down current capability of the ZL9010M (nominally 4mA).

Output Sequencing

A group of Digital-DC modules or devices may be configured to power-up in a predetermined sequence. This feature is especially useful when powering advanced processors, FPGAs and ASICs that require one supply to reach its operating voltage prior to another supply reaching its operating voltage in order to avoid latch-up. Multi-device sequencing can be achieved by configuring each device through the PMBus interface.

Multiple device sequencing is configured by issuing PMBus commands to assign the preceding device in the sequencing chain as well as the device that follows in the sequencing chain.

The Enable pins of all devices in a sequencing group must be tied together and driven high to initiate a sequenced turn-on of the group. Enable must be driven low to initiate a sequenced turnoff of the group.

Refer to <u>"PMBus Command Summary" on page 29 for details on sequencing via the PMBus interface.</u>

Fault Spreading

Digital DC modules and devices can be configured to broadcast a fault event over the DDC bus to the other devices in the group. When a non-destructive fault occurs and the device is configured to shut down on a fault, the device shuts down and broadcasts the fault event over the DDC bus. The other devices on the DDC bus shut down together, if configured to do so and attempt to restart in their prescribed order, if configured to do so.

Active Current Sharing

Paralleling multiple ZL9101M modules can be used to increase the output current capability of a single power rail. By connecting the DDC pins of each module together and configuring the modules as a current sharing rail, the units share the current equally within a few percent. Figure 24 illustrates a typical connection for two modules.

The ZL9101M uses a low-bandwidth, first-order digital current sharing technique to balance the unequal module output loading by aligning the load lines of member modules to a reference module.

Droop resistance is used to add artificial resistance in the output voltage path to control the slope of the load line curve,

calibrating out the physical parasitic mismatches due to power train components and PCB layout.

Upon system start-up, the module with the lowest member position as selected in ISHARE_CONFIG is defined as the reference module. The remaining modules are members. The reference module broadcasts its current over the DDC bus. The members use the reference current information to trim their voltages (V_{MEMBER}) to balance the current loading of each module in the system.




FIGURE 24. CURRENT SHARING GROUP




FIGURE 25. ACTIVE CURRENT SHARING

<u>Figure 25</u> shows that, for load lines with identical slopes, the member voltage is increased towards the reference voltage, which closes the gap between the inductor currents.

The relation between reference and member current and voltage is given by Equation 8:

$$V_{MEMBER} = V_{OUT} + R \times (I_{REFERENCE} - I_{MEMBER})$$
 (EQ. 8)

Where R is the value of the droop resistance.

The ISHARE_CONFIG command is used to configure the module for active current sharing. The default setting is a stand-alone non-current sharing module. A current sharing rail can be part of a system sequencing group.

Submit Document Feedback 25 intersil FN8422.3 March 16, 2016

For fault configuration, the current share rail is configured in a quasi-redundant mode. In this mode, when a member module fails, the remaining members continue to operate and attempt to maintain regulation. Of the remaining modules, the module with the lowest member position becomes the reference. If fault spreading is enabled, the current share rail failure is not broadcast until the entire current share rail fails.

The phase offset of (multi-phase) current sharing modules is automatically set to a value between 0° and 337.5° in 22.5° increments as in **Equation 9**:

Please refer to application note AN2034 for additional details on current sharing.

Monitoring via PMBus

A system controller can monitor a wide variety of different ZL9010M system parameters through the PMBus interface. The device can monitor for fault conditions by monitoring the SALRT pin, which will be pulled low when any number of preconfigured fault conditions occur.

The module can be monitored continuously for any number of power conversion parameters including the following:

- · Input voltage
- Output voltage
- · Output current
- · Internal temperature
- · External temperature
- · Switching frequency
- · Duty cycle

The PMBus host should respond to SALRT as follows:


- 1. ZL device pulls SALRT low.
- 2. PMBus host detects that SALRT is now low, performs transmission with Alert Response Address to find, which ZL device is pulling SALRT low.
- 3. PMBus host talks to the ZL device that has pulled SALRT low. The actions that the host performs are up to the system designer.

If multiple devices are faulting, SALRT will still be low after doing the above steps and will require transmission with the Alert Response Address repeatedly until all faults are cleared.

Refer to "PMBus Command Summary" on page 29 for details on how to monitor specific parameters via the PMBus interface.

Temperature Monitoring Using the XTEMP Pin

The ZL9010M supports measurement of an external device temperature using either a thermal diode integrated in a processor, FPGA or ASIC, or using a discrete diode-connected 2N3904 NPN transistor. Figure 26 illustrates the typical connections required.






FIGURE 26. EXTERNAL TEMPERATURE MONITORING

SnapShot Parameter Capture

The ZL9010M offers a special feature that enables the user to capture parametric data during normal operation or following a fault. The SnapShot functionality is enabled by setting Bit 1 of MISC_CONFIG command to 1. The SnapShot feature enables the user to read parameters via a block read transfer through the SMBus. This can be done during normal operation, although it should be noted that reading the 32 bytes occupies the SMBus for a period of time.

The SNAPSHOT_CONTROL command enables the user to store the SnapShot parameters to flash memory in response to a pending fault, as well as to read the stored data from flash memory after a fault has occurred. In order to read the stored data from flash memory, two conditions must apply:

- 1. The module should be disabled.
- 2. SnapShot mode should be disabled by changing Bit 1 of MISC_CONFIG to 0. This is to prevent firmware from updating RAM values after the fault with current values.

Table 15 describes the usage of SNAPSHOT CONTROL command. Automatic writes to flash memory following a fault are triggered when any fault threshold level is exceeded, provided that the specific fault's response is to shut down (writing to flash memory is not allowed if the device is configured to retry following the specific fault conditions).

TABLE 15. SNAPSHOT_CONTROL COMMAND

DATA VALUE	DESCRIPTION
1	Copies current SNAPSHOT values from flash memory to RAM for immediate access using SNAPSHOT command.
2	Writes current SNAPSHOT values to flash memory. Only available when device is disabled.

It should be noted that the device's VDD voltage must be maintained during the time when the device is writing the data to flash memory; a process that requires up to 1400µs. Undesirable results may be observed if the device's VDD supply drops below 3.0V during the process.

Submit Document Feedback intersil FN8422.3 26

The following is a recommended procedure for using the SnapShot parameter capture after a fault:

- 1. Configure the module using config file (optional)
- 2. Enable the SnapShot mode by setting bit 1 of MISC_CONFIG command to 1. This can be done before or after the module is enabled.

Note: Do not store MISC_CONFIG: SNAPSHOT setting in default/user store.

- 3. At this point the module starts capturing operational parameters in RAM for SNAPSHOT, every firmware cycle.
- 4. The module is configured to capture operational parameters after a fault during operation.
- 5. After the fault, disable the SnapShot mode by setting Bit 1 of MISC CONFIG command to 0. This is to prevent firmware from updating RAM values after the fault with current values.
- 6. Disable the module.
- 7. Send SNAPSHOT_CONTROL command 1 to read the stored data from flash memory into RAM at any time. Issue a SNAPSHOT command to read the data from RAM via SMBus.
- 8. Repeat step 7 to retrieve SNAPSHOT parameters after a power cycle. It is important to make sure SnapShot mode is disabled in MISC_CONFIG command.

Nonvolatile Memory and Device Security Features

The ZL9010M has internal nonvolatile memory where user configurations are stored. Integrated security measures ensure that the user can only restore the module to a level that has been made available to them.

During the initialization process, the ZL9010M checks for stored values contained in its internal non-volatile memory. The ZL9010M offers two internal memory storage units that are accessible by the user as follows:

- 1. Default Store: The ZL9010M has a default configuration that is stored in the default store in the controller. The module can be restored to its default settings by issuing a RESTORE_DEFAULT_ALL command over the PMBus.
- 2. User Store: The user can modify certain power supply settings as described in this datasheet. The user stores their configuration in the user store.


Refer to "PMBus Command Summary" on page 29 for details on how to set specific security measures via the PMBus interface.

Layout Guide

To achieve stable operation, low losses and good thermal performance some layout considerations are necessary (Figure 27).

- Establish a continuous ground plane connecting DGND pin and PGND pin F10 with via directly the ground plane.
- Establish SGND island connecting (pad 3, pin C1) and the return path of analog signals and resistor programming pin signals.
- Establish PGND island connecting PGND (pad 2, 5, pin F10).
- Make a single point connection between SGND and PGND islands.
- · Place a high frequency ceramic capacitor between (1) VIN and PGND (pad 2) (2) VOUT and PGND (pad 5) as close to the module as possible to minimize high frequency noise. High frequency ceramic capacitors close to the module between VOUT and PGND will help to minimize noise at the output ripple.
- Use large copper areas for power path (VIN, PGND, VOUT, SW) to minimize conduction loss and thermal stress. Also, use multiple vias to connect the power planes in different layers.
- · Connect remote sensed traces FB+ and FB- to the regulation point to achieve a tight output voltage regulation and keep them in parallel. Route a trace from FB- to a location near the load ground and a trace from FB+ to the point-of-load where the tight output voltage is desired.
- · Avoid routing any sensitive signal traces, such as the VOUT, FB+, FB- sensing point near the SW pad.

Submit Document Feedback intersil FN8422.3 27 March 16, 2016






FIGURE 27. RECOMMENDED LAYOUT

Thermal Considerations

Experimental power loss curves along with θ_{JA} from thermal modeling analysis can be used to evaluate the thermal consideration for the module. The derating curves are derived from the maximum power allowed while maintaining the temperature below the maximum junction temperature of +125 °C. In actual application, other heat sources and design margin should be considered.

Package Description

The structure of ZL9010M belongs to the High Density Array (HDA) package. This kind of package has advantages, such as good thermal and electrical conductivity, low weight and small size. The HDA package is applicable for surface mounting technology. The ZL9010M contains several types of devices, including resistors, capacitors, inductors and control ICs. The ZL9010M is a copper lead-frame based package with exposed copper thermal pads, which have good electrical and thermal conductivity. The copper lead frame and multi component assembly is overmolded with polymer mold compound to protect these devices.

The package outline and typical PCB layout pattern design and typical stencil pattern design are shown in the package outline drawing Y32.17.2x11.45 on page 69. The module has a small

size of 17.2mmx11.45mmx2.5mm. Figure 28 shows typical reflow profile parameters. These guidelines are general design rules. Users could modify parameters according to their application.

PCB Layout Pattern Design

The bottom of the ZL9010M is a lead-frame footprint, which is attached to the PCB by surface mounting process. The PCB layout pattern is shown in the Package Outline Drawing Y32.17.2x11.45 on page 69. The PCB layout pattern is essentially 1:1 with the HDA exposed pad and I/O termination dimensions. The thermal lands on the PCB layout should match 1:1 with the package exposed die pads.

Thermal Vias

A grid of 1.0mm to 1.2mm pitch thermal vias, which drops down and connects to buried copper plane(s), should be placed under the thermal land. The vias should be about 0.3mm to 0.33mm in diameter with the barrel plated to about 1.0 ounce copper. Although adding more vias (by decreasing via pitch) will improve the thermal performance, diminishing returns will be seen as more and more vias are added. Simply use as many vias as practical for the thermal land size and your board design rules allow.

Stencil Pattern Design

Reflowed solder joints on the perimeter I/O lands should have about a 50µm to 75µm (2mil to 3mil) standoff height. The solder paste stencil design is the first step in developing optimized, reliable solder joins. Stencil aperture size to land size ratio should typically be 1:1. The aperture width may be reduced slightly to help prevent solder bridging between adjacent I/O lands. To reduce solder paste volume on the larger thermal lands, it is recommended that an array of smaller apertures be used instead of one large aperture. It is recommended that the stencil printing area cover 50% to 80% of the PCB layout pattern. A typical solder stencil pattern is shown in the Package Outline Drawing Y32.17.2x11.45 on page 69. The gap width pad to pad is 0.6mm. The user should consider the symmetry of the whole stencil pattern when designing its pads. A laser cut, stainless steel stencil with electropolished trapezoidal walls is recommended. Electropolishing "smooths" the aperture walls resulting in reduced surface friction and better paste release which reduces voids. Using a trapezoidal section aperture (TSA) also promotes paste release and forms a "brick like" paste deposit that assists in firm component placement. A 0.1mm to 0.15mm stencil thickness is recommended for this large pitch (1.3mm) HDA.

Submit Document Feedback 28 intersil FN8422.3

Reflow Parameters

Due to the low mount height of the HDA, "No Clean" Type 3 solder paste per ANSI/J-STD-005 is recommended. Nitrogen purge is also recommended during reflow. A system board reflow profile depends on the thermal mass of the entire populated board, so it is not practical to define a specific soldering profile just for the HDA. The profile given in Figure 28 is provided as a guideline, to be customized for varying manufacturing practices and applications.




FIGURE 28. TYPICAL REFLOW PROFILE

PMBus Command Summary

COMMAND CODE	COMMAND NAME	DESCRIPTION	TYPE	DATA FORMAT	DEFAULT VALUE	DEFAULT SETTING	PAGE
0 1 h	OPERATION	Sets enable, disable and V _{OUT} margin modes.	R/W BYTE	BIT			page 34
02h	ON_OFF_CONFIG	Configures device to enable from EN pin or OPEARTION command.	R/W BYTE	BIT	1 6h	Pin Enable Soft Off	page 35
03h	CLEAR_FAULTS	Clears fault indications.	SEND BYTE				page 35
11 h	STORE_DEFAULT_ALL	Stores all PMBus values written since last restore at default level.			page 35		
12 h	RESTORE_DEFAULT_ALL	Restores PMBus settings that were stored at default level.	SEND BYTE				
15h	STORE_USER_ALL	Stores all PMBus values written since last restore at user level.				page 36	
1 6h	RESTORE_USER_ALL	Restores PMBus settings that were stored in user level.	SEND BYTE			page 36	
20h	VOUT_MODE	Preset to defined data format of V _{OUT} commands.			Linear Mode, Exponent = -13	page 36	
21h	VOUT_COMMAND	Sets the nominal value of $V_{\mbox{\scriptsize OUT}}$.	R/W WORD	L16 u		Pin Strap	page 36
22h	VOUT_TRIM	Sets trim value on V _{OUT} .	R/W WORD	L16s	0000h	ov	page 37
23h	VOUT_CAL_OFFSET	Applies a fixed offset voltage to the VOUT_COMMAND.	R/W WORD	L16s	0000h	ov	page 37
24h	VOUT_MAX	Sets the maximum possible value of $V_{\mbox{OUT}}$.	R/W WORD	L16u		1.1*VOUT Pin Strap	page 37
25h	VOUT_MARGIN_HIGH	Sets the value of the V _{OUT} during a margin high.	R/W WORD	L16 u		1.05*VOUT Pin Strap	page 37
26h	VOUT_MARGIN_LOW	Sets the value of the V _{OUT} during a margin low.	R/W WORD	L16 u		0.95*VOUT Pin Strap	page 37
27h	VOUT_TRANSITION_RATE	Sets the transition rate during margin or other change of V _{OUT} .	R/W WORD	L11	BA00h	1V/ms	page 38
28h	VOUT_DROOP	Sets the loadline (V/I Slope) resistance for the rail.	R/W WORD	R/W WORD L11 0000h 0mV/A		0mV/A	page 38
32h	MAX_DUTY	Sets the maximum allowable duty cycle.	R/W WORD L11 EAD6h 90.75%		90.75%	page 38	
33h	FREQUENCY_SWITCH	Sets the switching frequency.	R/W WORD	L11		Pin Strap	page 38

Submit Document Feedback 29 intersil FN8422.3

PMBus Command Summary (Continued)

COMMAND CODE	COMMAND NAME	DESCRIPTION	TYPE	DATA FORMAT	DEFAULT VALUE	DEFAULT SETTING	PAGE
37h	INTERLEAVE	Sets a phase offset between devices sharing a SYNC clock.	R/W WORD	BIT		Based on PMBus Address	page 39
38h	IOUT_CAL_GAIN	Sense resistance for inductor DCR current sensing.	R/W WORD	L11	C20Fh	2.06mΩ/A	page 39
39h	IOUT_CAL_OFFSET	Sets the current-sense offset.	R/W WORD	L11	BD4Dh	-1.35A	page 39
40h	VOUT_OV_FAULT_LIMIT	Sets the V _{OUT} overvoltage fault threshold.	R/W WORD	L16u		1.15*VOUT Pin Strap	page 39
41h	VOUT_OV_FAULT_RESPONSE	Configures the V _{OUT} overvoltage fault response.	R/W BYTE	BIT	80h	Disable and no retry	page 40
44h	VOUT_UV_FAULT_LIMIT	Sets the V _{OUT} undervoltage fault threshold.	R/W WORD	L16u		0.8*VOUT Pin Strap	page 40
45h	VOUT_UV_FAULT_RESPONSE	Configures the V _{OUT} undervoltage fault response.	R/W BYTE	BIT	80h	Disable and no retry	page 41
46h	IOUT_OC_FAULT_LIMIT	Sets the I _{OUT} average overcurrent fault threshold.	R/W WORD	L11	DB00h	24A	page 41
4Bh	IOUT_UC_FAULT_LIMIT	Sets the I _{OUT} average undercurrent fault threshold.	R/W WORD	L11	DD00h	-24A	page 41
4Fh	OT_FAULT_LIMIT	Sets the over-temperature fault threshold.	R/W WORD	L11	EBE8h	+125°C	page 41
50h	OT_FAULT_RESPONSE	. , ,		Disable and no retry	page 42		
5 1 h	OT_WARN_LIMIT	Sets the over-temperature warning limit.	R/W WORD	L11	L11 EB70h +110°C		page 42
52h	UT_WARN_LIMIT	Sets the under-temperature warning limit.	. , , , , , , , , , , , , , , , , , , ,		-40°C	page 42	
53h	UT_FAULT_LIMIT	Sets the under-temperature fault threshold.	R/W WORD	L11	E490h	-55°C	page 43
54h	UT_FAULT_RESPONSE	Configures the under-temperature fault response.	R/W BYTE	BIT	80h	Disable and no retry	page 43
55h	VIN_OV_FAULT_LIMIT	Sets the V _{IN} overvoltage fault threshold.	R/W WORD	L11	D3A0h	14.5V	page 43
56h	VIN_OV_FAULT_RESPONSE	Configures the V _{IN} overvoltage fault response.	R/W BYTE	BIT	80h	Disable and no retry	page 44
57h	VIN_OV_WARN_LIMIT	Sets the V _{IN} overvoltage warning limit.	R/W WORD	L11	D380h	14.0V	page 44
58h	VIN_UV_WARN_LIMIT	Sets the V _{IN} undervoltage warning limit.	R/W WORD	L11	CA40h	4.5V	page 44
59h	VIN_UV_FAULT_LIMIT	Sets the V _{IN} undervoltage fault threshold.	R/W WORD	L11	CA00h	4.0V	page 44
5Ah	VIN_UV_FAULT_RESPONSE	Configures the V _{IN} undervoltage fault response.	R/W BYTE	BIT	80h	Disable and no retry	page 45
5Eh	POWER_GOOD_ON	Sets the voltage threshold for power-good indication.	R/W WORD	L16u		0.9*VOUT Pin Strap	page 45
60h	TON_DELAY	Sets the delay time from ENABLE to start of V _{OUT} rise.	R/W WORD	L11	CA80h	5ms	page 45
6 1 h	TON_RISE	Sets the rise time of V _{OUT} after ENABLE and TON_DELAY.	R/W WORD	L11	CA80h	5ms	page 45
64h	TOFF_DELAY	Sets the delay time from DISABLE to start of V _{OUT} fall.	R/W WORD	L11	CA80h	5ms	page 46
65h	TOFF_FALL	Sets the fall time for V _{OUT} after DISABLE and TOFF_DELAY.	R/W WORD	L11	CA80h	5ms	page 46

Submit Document Feedback 30 intersil FN8422.3 March 16, 2016

PMBus Command Summary (Continued)

COMMAND CODE	COMMAND NAME	DESCRIPTION	TYPE	DATA FORMAT	DEFAULT VALUE	DEFAULT SETTING	PAGE
78h	STATUS_BYTE	Summary of most critical faults.	READ BYTE	BIT	00h	No Faults	page 46
79h	STATUS_WORD	Summary of critical faults.	READ WORD	BIT	0000h	No Faults	page 47
7Ah	STATUS_VOUT	Reports V _{OUT} warnings/faults.	READ BYTE	BIT	00h	No Faults	page 47
7Bh	STATUS_IOUT	Reports I _{OUT} warnings/faults.	READ BYTE	BIT	00h	No Faults	page 47
7Ch	STATUS_INPUT	Reports input warnings/faults.	READ BYTE	BIT	00h	No Faults	page 48
7Dh	STATUS_TEMPERATURE	Reports temperature warnings/faults.	READ BYTE	BIT	00h	No Faults	page 49
7Eh	STATUS_CML	Reports communication, memory, logic errors.	READ BYTE	BIT	00h	No Faults	page 49
80h	STATUS_MFR_SPECIFIC	Reports voltage monitoring/clock sync faults.			page 50		
88h	READ_VIN	Reports input voltage measurement.	READ WORD	L11			page 50
8Bh	READ_VOUT	Reports input voltage measurement.	READ WORD	L1 6u			page 50
8Ch	READ_IOUT	Reports output current measurement.	READ WORD	L11			page 50
8Dh	READ_TEMPERATURE_1	Reports temperature reading internal to the device.	READ WORD	L11	11		page 50
8Eh	READ_TEMPERATURE_2	Reports temperature reading external to the device.	READ WORD L11			page 50	
94h	READ_DUTY_CYCLE	Reports actual duty cycle.	READ WORD	L11			page 51
95h	READ_FREQUENCY	Reports actual switching frequency.	READ WORD	L11			page 51
98h	PMBUS_REVISION	Returns the revision of the PMBus.	READ BYTE	HEX	01h		page 51
99h	MFR_ID	Sets a user defined identification.	R/W BLOCK	ASC		<null></null>	page 51
9Ah	MFR_MODEL	Sets a user defined model.	R/W BLOCK	ASC		<null></null>	page 51
9Bh	MFR_REVISION	Sets a user defined revision.	R/W BLOCK	ASC		<null></null>	page 5
9Ch	MFR_LOCATION	Sets a user defined location identifier.	R/W BLOCK	ASC		<null></null>	page 52
9Dh	MFR_DATE	Sets a user defined date.	R/W BLOCK	ASC		<null></null>	page 52
9Eh	MFR_SERIAL	Sets a user defined serialized identifier.	R/W BLOCK	ASC		<null></null>	page 52
B0h	USER_DATA_00	Sets a user defined data.	R/W BLOCK	ASC		<null></null>	page 52
BCh	AUTO_COMP_CONFIG	Configures the auto compensation features.	R/W BYTE	cus	69h	Auto comp enabled gain = 70%	page 53
BDh	AUTO_COMP_CONTROL	Causes the auto comp algorithm to initiate.	Send BYTE				page 53
BFh	DEADTIME_MAX	Sets the maximum deadtime values.	R/W WORD	cus	3838h	H-L = 56ns L-H = 56ns	page 53
D0h	MFR_CONFIG	Configures several manufacturer- level features.	R/W WORD	BIT	6A11h	Refer to description	page 54
D1h	USER_CONFIG	Configures several user-level features.	R/W WORD	ВІТ	2011h	Refer to description	page 55
D2h	ISHARE_CONFIG	Configures the device for current sharing communication	R/W WORD	ВІТ	0000h	Current share disabled	page 56
D3h	DDC_CONFIG	Configures the DDC bus.	R/W WORD	BIT	0001h	Set Based on PMBus Address	page 56

Submit Document Feedback 31 intersil FN8422.3 March 16, 2016

PMBus Command Summary (Continued)

COMMAND CODE	COMMAND NAME	DESCRIPTION	TYPE	DATA FORMAT	DEFAULT VALUE	DEFAULT SETTING	PAGE
D4h	POWER_GOOD_DELAY	Sets the delay PG threshold and asserting the PG pin.	R/W WORD	L11	BA00h	1ms	page 56
D5h	PID_TAPS	Configures control loop compensator coefficients.	R/W BLOCK	cus		Calculated by Autocomp	page 57
D6h	INDUCTOR	Inform the device of circuit's inductor value	R/W WORD	L11	B200h	0.5μΗ	page 57
D7h	NLR_CONFIG	Configure the non-linear response control parameters	R/W BLOCK	BIT	0000000h	Refer to description	page 58
D8h	OVUV_CONFIG	Configures output voltage OV/UV fault detection.	R/W BYTE	BIT	00h	Faster response, no crowbar	page 58
D9h	XTEMP_SCALE	Scalar value that is for calibrating the external temperature	R/W WORD	L11	BA00h	1°C	<u>page 59</u>
DAh	XTEMP_OFFSET	Offset value for calibrating the external temperature	R/W WORD	L11	8000h	0°C	page 59
DCh	TEMPCO_CONFIG	Sets Tempco settings.	R/W BYTE	cus	28h	4000ppm/°C with internal temp sensor correction	page 59
Ddh	DEADTIME	Sets default deadtime settings.	R/W WORD	cus	1414h	H-L = 20ns L-H = 20ns	page 60
DEh	DEADTIME_CONFIG	Configures the adaptive deadtime optimization mode.	R/W WORD	cus	8686h	Adaptive deadtime disabled	page 60
EOh	SEQUENCE	DDC rail sequencing configuration.	R/W WORD	BIT	0000h	Prequel and Sequel Disabled	page 61
E1h	TRACK_CONFIG	Configures voltage tracking modes.	R/W BYTE	BIT	00h	Tracking disable	page 61
E2h	DDC_GROUP	Sets rail DDC IDs to obey faults and margining spreading information.	R/W BLOCK	BIT	0000000h	Ignore fault spread	page 61
E4h	DEVICE_ID	Returns the device identifier string.	READ BLOCK	ASC		Reads device version	page 62
E5h	MFR_IOUT_OC_FAULT_RESPONSE	Configures the I _{OUT} overcurrent fault response.	R/W BYTE	BIT	80h	Disable and no retry	page 62
E6h	MFR_IOUT_UC_FAULT_RESPONSE	Configures the I _{OUT} undercurrent fault response.	R/W BYTE	BIT	80h	Disable and no retry	page 62
E7h	IOUT_AVG_OC_FAULT_LIMIT	Sets I _{OUT} average overcurrent fault threshold.	R/W WORD	L11	D3C0h	15A	page 63
E8h	IOUT_AVG_UC_FAULT_LIMIT	Sets I _{OUT} average undercurrent fault threshold.	R/W WORD	L11	D440h	-15A	page 63
E9h	MISC_CONFIG	Sets options pertaining to advanced features.	R/W WORD	BIT	2000h	Broadcast disabled	page 63
EAh	SNAPSHOT	Returns 32-byte read-back of parametric and status values.	READ BLOCK	BIT		N/A	page 64
EBh	BLANK_PARAMS	Indicates recently saved parameter values.	READ BLOCK	BIT	FFFFh		page 64
F0h	PHASE_CONTROL	Controls phase adding/dropping for current sharing configuration.	R/W BYTE	BIT	00h	All phases disabled	page 64
F3h	SNAPSHOT_CONTROL	Controls how SnapShot values are handled.	R/W BYTE	BIT			page 65

Submit Document Feedback 32 intersil FN8422.3 March 16, 2016


PMBus Command Summary (Continued)

COMMAND CODE	COMMAND NAME	DESCRIPTION	TYPE	DATA FORMAT	DEFAULT VALUE	DEFAULT SETTING	PAGE
F4h	RESTORE_FACTORY	Restores device to the factory default values.	SEND BYTE				page 65
FAh	SECURITY_LEVEL	Reports the security level.	READ BYTE	HEX	1	Public security level	page 65
FBh	PRIVATE_PASSWORD	Sets the private password string.	R/W BLOCK	ASC	00000h		page 67
FCh	PUBLIC_PASSWORD	Sets the public password string.	R/W BLOCK	ASC	0000h		page 67
FDh	UNPROTECT	Identifies which commands are protected.	R/W BLOCK	cus	FFFFh		page 67

PMBus™ Data Formats

Linear-11 (L11)

L11 data format uses 5-bit two's compliment exponent (N) and 11-bit two's compliment mantissa (Y) to represent real world decimal value (X).



Relation between real world decimal value (X), N and Y is: $X = Y.2^{N}$

Linear-16 Unsigned (L16u)

L16u data format uses a fixed exponent (hard-coded to N = -13h) and a 16-bit unsigned integer mantissa (Y) to represent real world decimal value (X). Relation between real world decimal value (X), N and Y is: X = Y.2⁻¹³

Linear-16 Signed (L16s)

L16s data format uses a fixed exponent (hard-coded to N = -13h) and a 16-bit two's compliment mantissa (Y) to represent real world decimal value (X).

Relation between real world decimal value (X), N and Y is: $X = Y \cdot 2^{-13}$

Break down of Bit Field is provided in "PMBus Command Summary" on page 29.

Custom (CUS)

Break down of Custom data format is provided in "PMBus Command Summary" on page 29. A combination of Bit Field and integer are common types of Custom data format.

ASCII (ASC)

A variable length string of text characters uses ASCII data format.

Submit Document Feedback 33 FN8422.3 intersil

PMBus Use Guidelines

The PMBus is a powerful tool that allows the user to optimize circuit performance by configuring devices for their application. When configuring a device in a circuit, the device should be disabled whenever most settings are changed with PMBus commands. Some exceptions to this recommendation are OPERATION, ON_OFF_CONFIG, CLEAR_FAULTS, VOUT_COMMAND, VOUT_MARGIN_HIGH, VOUT MARGIN LOW, and ASCCR CONFIG. While the device is enabled any command can be read. Many commands do not take effect until after the device has been re-enabled, hence the recommendation that commands that change device settings are written while the device is disabled.

When sending the STORE_DEFAULT_ALL, STORE_USER_ALL, RESTORE_DEFAULT_ALL, and RESTORE_USER_ALL commands, it is recommended that no other commands are sent to the device for 100ms after sending STORE or RESTORE commands.

In addition, there should be a 2ms delay between repeated READ commands sent to the same device. When sending any other command, a 5ms delay is recommended between repeated commands sent to the same device.

Summary

All commands can be read at any time.

Always disable the device when writing commands that change device settings. Exceptions to this rule are commands intended to be written while the device is enabled, for example, VOUT_MARGIN_HIGH.

To be sure a change to a device setting has taken effect, write the STORE_USER_ALL command, then cycle input power and re-enable.

PMBus Commands Description

OPERATION (01h)

Definition: Sets Enable, Disable and VOLIT Margin settings. Data values of OPERATION that force margin high or low only take effect when the MGN pin is left open (i.e., in the NOMINAL margin state).

Data Length in Bytes: 1 **Data Format: BIT** Type: R/W Byte **Default Value:** Units: N/A

COMMAND		OPERATION (01h)							
Format		BIT FIELD							
Bit Position	7	6	5	4	3	2	1	0	
Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
Function		SEE FOLLOWING TABLE							
Default Value	0	0	0	0	0	0	0	0	

BITS 7:6	BITS 5:4	BITS 3:0 (NOT USED)	UNIT ON OR OFF	MARGIN STATE
00	00	0000	Immediate off (No sequencing)	N/A
01	00	0000	Soft off (With sequencing)	N/A
10	00	0000	On	Nominal
10	01	0000	On	Margin Low
10	10	0000	On	Margin High

NOTE: Bit combinations not listed above may cause command errors.

Submit Document Feedback intersil FN8422.3 34 March 16, 2016

ON_OFF_CONFIG (02h)

Definition: Configures the interpretation and coordination of the OPERATION command and the ENABLE pin (EN).

Data Length in Bytes: 1

Data Format: BIT Type: R/W Byte

Default Value: 16h (Device starts from ENABLE pin with immediate off)

COMMAND	ON_OFF_CONFIG (02h)
Format	Bit Field
Bit Position	7
Access	r/w
Function	SEE FOLLOWING TABLE

BIT NUMBER	PURPOSE	BIT VALUE	MEANING
7:5	Not Used	000	Not Used
4:2	Sets the default to either operate any time	000	Device starts any time power is present regardless of ENABLE pin or OPERATION command states.
	power is present or for the on/off to be	101	Device starts from ENABLE pin only.
	controlled by ENABLE pin, OPERATION command, or when both the Enable pin and	110	Device starts from OPERATION command only.
	OPERATION command are valid.	111	Device starts when the ENABLE pin is active <u>and</u> OPERATION "on" command has been sent.
1	Polarity of the ENABLE pin	0	Active low (Pull pin low to start the device)
		1	Active high (Pull pin high to start the device)
0	ENABLE pin action when commanding the unit	0	Use the programmed ramp down settings
	to turn off	1	Turn off the output immediately

CLEAR_FAULTS (03h)

Definition: Clears all fault bits in all registers and releases the SALRT pin (if asserted) simultaneously. If a fault condition still exists, the bit will reassert immediately. This command will not restart a device if it has shut down, it will only clear the faults.

Data Length in Bytes: 0 Data Format: N/A Type: Send Byte Default Value: N/A

Units: N/A Reference: N/A

STORE_DEFAULT_ALL (11h)

Definition: Stores, at the DEFAULT level, all PMBus values that were written since the last restore command. To clear the DEFAULT store, perform a RESTORE_FACTORY then STORE_DEFAULT_ALL. To add to the DEFAULT store, perform a RESTORE_DEFAULT_ALL, write commands to be added, then STORE_DEFAULT_ALL. Wait 20ms after a STORE command.

Data Length in Bytes: 0 Data Format: N/A Type: Send Byte Default Value: N/A

Units: N/A

Submit Document Feedback 35 FN8422.3 intersil March 16, 2016

RESTORE_DEFAULT_ALL (12h)

Definition: Restores PMBus™ settings from the nonvolatile DEFAULT Store memory into the operating memory. These settings are loaded at power-up if not superseded by settings in USER store. Security Level is changed to level 1 following this command. This command should not be used during device operation.

Data Length in Bytes: 0 Data Format: N/A Type: Send Byte Default Value: N/A Units: N/A

STORE USER ALL (15h)

Definition: Stores all PMBus settings from the operating memory to the nonvolatile USER store memory. To clear the USER store, perform a RESTORE_FACTORY then STORE_USER_ALL. To add to the USER store, perform a RESTORE_USER_ALL, write commands to be added, then STORE_USER_ALL. This command can be used during device operation, but the device will be unresponsive for 20ms while storing values.

Data Length in Bytes: 0 Data Format: N/A Type: Send Byte Default Value: N/A Units: N/A

RESTORE_USER_ALL (16h)

Definition: Restores all PMBus settings from the USER store memory to the operating memory. Command performed at power-up. Security level is changed to Level 1 following this command. This command can be used during device operation.

Data Length in Bytes: 0 Data Format: N/A Type: Send Byte Default Value: N/A Units: N/A

VOUT_MODE (20h)

Definition: Reports the V_{OUT} mode and prides the exponent used in calculating several V_{OUT} settings. Fixed with linear mode with default exponent (N) = -13

Data Length in Bytes: 1 **Data Format: BIT** Type: Read Byte

Default Value: 13h (Linear Mode, N = -13)

Units: N/A

VOUT_COMMAND (21h)

Definition: This command sets or reports the target output voltage. This command cannot set a value higher than either VOUT_MAX or 110% of the pin strap VOUT setting.

Data Length in Bytes: 2 Data Format: L16u

Type: R/W

Default Value: Pin strap setting

Units: Volts

Range: OV to VOUT_MAX

Submit Document Feedback intersil FN8422.3 36

VOUT_TRIM (22h)

Definition: Sets V_{OUT} trim value. The two bytes are formatted as a two's complement binary mantissa, used in conjunction with the exponent set in VOUT MODE.

Data Length in Bytes: 2 Data Format: L16s Type: R/W Word

Default Value: 0000h (0V)

Units: Volts Range: -4V to 4V

VOUT_CAL_OFFSET (23h)

Definition: The VOUT_CAL_OFFSET command is used to apply a fixed offset voltage to the output voltage command value. This command is typically used by the user to calibrate a device in the application circuit.

Data Length in Bytes: 2 Data Format: L16s Type: R/W Word

Default Value: 0000h (0V)

Units: Volts Range: -4V to 4V

VOUT_MAX (24h)

Definition: The VOUT_ MAX command sets an upper limit on the output voltage the unit can command regardless of any other commands or combinations. The intent of this command is to pride a safeguard against a user accidentally setting the output voltage to a possibly destructive level rather than to be the primary output overprotection.

Data Length in Bytes: 2 Data Format: L16u Type: R/W Word

Default Value: 1.10xVOUT_COMMAND pin strap setting

Units: Volts
Range: OV to 4V

VOUT_MARGIN_HIGH (25h)

Definition: Sets the value of the V_{OUT} during a margin high. This VOUT_MARGIN_HIGH command loads the unit with the voltage to which the output is to be changed when the OPERATION command is set to "Margin High".

Data Length in Bytes: 2 Data Format: L16u Type: R/W Word

Default value: 1.05 x VOUT_COMMAND pin strap setting

Units: Volts

Range: OV to VOUT_MAX

VOUT_MARGIN_LOW (26h)

Definition: Sets the value of the V_{OUT} during a margin low. This VOUT_MARGIN_LOW command loads the unit with the voltage to which the output is to be changed when the OPERATION command is set to "Margin Low".

Data Length in Bytes: 2 Data Format: L16u Type: R/W Word

Default value: 0.95 x VOUT_COMMAND pin strap setting

Units: Volts

Range: 0V to VOUT_MAX

Submit Document Feedback 37 intersil FN8422.3

March 16, 2016

VOUT_TRANSITION_RATE (27h)

Definition: This command sets the rate at which the output should change voltage when the device receives an OPERATION command (Margin High, Margin Low) that causes the output voltage to change. The maximum possible positive value of the two data bytes indicates that the device should make the transition as quickly as possible.

Data Length in Bytes: 2 Data Format: L11 Type: R/W Word

Default value: BA00h (1V/ms)

Units: V/ms

Range: 0.1 to 4V/ms

VOUT_DROOP (28h)

Definition: The VOUT_DROOP sets the effective load line (V/I slope) for the rail in which the device is used. It is the rate, in mV/A, at which the output voltage decreases (or increases) with increasing (or decreasing) output current for use with Adaptive Voltage Positioning requirements and passive current sharing schemes.

Data Length in Bytes: 2 Data Format: L11 Type: R/W Word

Default value: 0000h (0mV/A)

Units: mV/A

Range: 0 to 40 mV/A

MAX_DUTY (32h)

Definition: Sets the maximum allowable duty cycle of the switching frequency.

Data Length in Bytes: 2 Data Format: L11 Type: R/W Word

Default Value: EAD6h (90.75%)

Units: %

FREQUENCY_SWITCH (33h)

Definition: Sets the switching frequency of the device. Initial default value is defined by a pin strap and this value can be overridden by writing this command via PMBus. If an external SYNC is utilized, this value should be set as close as possible to the external clock value. The output must be disabled when writing this command.

Data Length in Bytes: 2 Data Format: L11 Type: R/W Word

Default Value: Pin strap setting

Units: kHz

Range: 300kHz to 1000kHz

Submit Document Feedback 38 intersil FN8422.3

March 16, 2016

INTERLEAVE (37h)

Definition: Configures the phase offset of a device that is sharing a common SYNC clock with other devices. A value of 0 for the Number in Group field is interpreted as 16, to allow for phase spreading groups of up to 16 devices. For current sharing rails, INTERLEAVE is used to set the initial phase of the rail. The current share devices then automatically distribute their phase relative to the INTERLEAVE setting.

Data Length in Bytes: 2 Data Format: BIT Type: R/W Word

Default Value: Set based on pin-strap PMBus address

Units:

BITS	PURPOSE	VALUE	DESCRIPTION
15:12	Reserved	0	Reserved
11:8	Group Number	0 to 15	Sets a number to a group of interleaved rails
7:4	Number in Group	0 to 15	Sets the number of rails in the group A value of 0 is interpreted as 16
3:0	Position in Group	0 to 15	Sets position of the device's rail within the group

IOUT_CAL_GAIN (38h)

Definition: Sets the effective impedance across the current sense circuit for use in calculating output current at +25°C.

Data Length in Bytes: 2 Data Format: L11. Type: R/W Word

Default Value: C20Fh (2.06mΩ)

Units: $m\Omega$

IOUT_CAL_OFFSET (39h)

Definition: Used to null out any offsets in the output current sensing circuit and to compensate for delayed measurements of current ramp due to I_{SENSE} blanking time.

Data Length in Bytes: 2 Data Format: L11. Type: R/W Word

Default Value: BD4Dh (-1.35A)

Units: A

VOUT_OV_FAULT_LIMIT (40h)

 $\textbf{Definition:} \ \textbf{Sets the V}_{\textbf{OUT}} \ \textbf{overvoltage fault threshold.}$

Data Length in Bytes: 2 Data Format: L16u Type: R/W Word

Default Value: 1.15xVOUT_COMMAND pin strap setting

Units: Volts

Range: OV to VOUT_MAX

Submit Document Feedback 39 intersil FN8422.3 March 16, 2016

VOUT_OV_FAULT_RESPONSE (41h)

Definition: Configures the V_{OUT} overvoltage fault response. Note that the device cannot be set to ignore this fault mode. The retry time is the time between restart attempts.

Data Length in Bytes: 1 **Data Format: BIT** Type: R/W Byte

Default Value: 80h (Disable and no retry)

Units:N/A

BIT	FIELD NAME	VALUE	DESCRIPTION
7:6	7:6 Response Behavior:		Continuous operation (Ignore fault)
	Sets the related fault bit in the status registers. Fault bits are only cleared by the	01	Delay, disable and retry Delay time is specified by Bits[2:0] and retry attempt is specified in Bits[5:3].
	CLEAR_FAULTS command.	10	Disable and retry according to the setting in Bits[5:3].
		11	Output is disabled while the fault is present. Output is enabled when the fault condition no longer exists.
5:3		000	No retry. The output remains disabled until the device is restarted.
	Retry Setting	001-110	The PMBus device attempts to restart the number of times set by these bits. The time between the start is set by the value in Bits[2:0].
			Attempts to restart continuously, without checking if the fault is still present, until it is disabled, bias power is removed, or another fault condition causes the unit to shut down.
2:0	Retry and Delay Time 000-111		This time count is used for both the amount of time between retry attempts and for the amount of time a rail is to delay its response after a fault is detected. The retry time and delay time units are defined by the type of fault within each device.

VOUT_UV_FAULT_LIMIT (44h)

 $\textbf{Definition:} \ \textbf{Sets the V}_{\textbf{OUT}} \ \textbf{undervoltage fault threshold.} \ \textbf{This fault is masked during ramp or when the device is disabled.}$

Data Length in Bytes: 2 Data Format: L16u Type: R/W Word

Default Value: 0.8xVOUT_COMMAND pin strap setting

Units: Volts

Range: OV to VOUT_MAX

Submit Document Feedback 40 intersil FN8422.3

VOUT_UV_FAULT_RESPONSE (45h)

Definition: Configures the V_{OUT} undervoltage fault response.

Data Length in Bytes: 1 **Data Format: BIT** Type: R/W Byte

Default Value: 80h (Disable, no retry)

Units: N/A

BIT	FIELD NAME	VALUE	DESCRIPTION
7:6	Response Behavior:	00	Continuous operation (Ignore fault)
	Sets the related fault bit in the status registers. Fault bits are	01	Delay, disable and retry Delay time is specified by Bits[2:0] and retry attempt is specified in Bits[5:3].
	only cleared by the CLEAR_FAULTS command.	10	Disable and retry according to the setting in Bits[5:3].
		11	Output is disabled while the fault is present. Output is enabled when the fault condition no longer exists.
5:3	5:3		No retry. The output remains disabled until the device is restarted.
	Retry Setting	001-110	The PMBus device attempts to restart the number of times set by these bits. The time between the start is set by the value in Bits[2:0].
			Attempts to restart continuously, without checking if the fault is still present, until it is disabled, bias power is removed, or another fault condition causes the unit to shut down.
2:0	Retry and Delay Time 000-111		This time count is used for both the amount of time between retry attempts and for the amount of time a rail is to delay its response after a fault is detected. The retry time and delay time units are defined by the type of fault within each device.

IOUT_OC_FAULT_LIMIT (46h)

Definition: Sets the inductor peak overcurrent fault threshold. This limit is applied to current measurement samples taken after the current sense blanking time has expired. A fault occurs after this limit is exceeded for the number of consecutive samples as defined in MFR_CONFIG.

Data Length in Bytes: 2 Data Format: L11 Type: R/W Word

Default Value: DB00h (24A)

Units: A

Range: -24A to 24A

IOUT_UC_FAULT_LIMIT (4Bh)

Definition: Sets the inductor valley undercurrent fault threshold. This limit is applied to current measurement samples taken after the current sense blanking time has expired. A fault occurs after this limit is exceeded for the number of consecutive samples as defined in MFR_CONFIG.

Data Length in Bytes: 2 Data Format: L11 Type: R/W Word

Default Value: DD00h (-1xIOUT_OC_FAULT_LIMIT, -24A)

Units: A

Range: -24A to 24A

OT_FAULT_LIMIT (4Fh)

Definition: The OT FAULT LIMIT command sets the temperature at which the device should indicate an over-temperature fault. Note that the temperature must drop below OT_WARN_LIMIT to clear this fault.

Data Length in Bytes: 2 Data Format: L11 Type: R/W Word

Default Value: EBE8h (+125°C)

Units: Celsius

Range: 0°C to +175°C

Submit Document Feedback intersil FN8422.3 41 March 16, 2016

OT_FAULT_RESPONSE (50h)

Definition: Instructs the device on what action to take in response to an over-temperature fault. The delay time is the time between restart attempts.

Data Length in Bytes: 1 Data Format: BIT Type: R/W Byte

fault Value: 80h (Disable and no retry)

Units: N/A

BIT	FIELD NAME	VALUE	DESCRIPTION	
	Response Behavior:	00	Continuous operation (Ignore fault)	
7:6	Sets the related fault bit in the status registers. Fault bits are	01	Delay, disable and retry Delay time is specified by Bits[2:0] and retry attempt is specified in Bits[5:3].	
1:0	only cleared by the CLEAR_FAULTS command.	10	Disable and retry according to the setting in Bits[5:3].	
		11	Output is disabled while the fault is present. Output is enabled when the fault condition no longer exists.	
			No retry. The output remains disabled until the device is restarted.	
5:3	Retry Setting	001-110	The PMBus device attempts to restart the number of times set by these bits. The time between the start is set by the value in Bits[2:0].	
		111	Attempts to restart continuously, without checking if the fault is still present, until it is disabled, bias power is removed, or another fault condition causes the unit to shut down.	
2:0	Retry and Delay Time 000-111		This time count is used for both the amount of time between retry attempts and for the amount of time a rail is to delay its response after a fault is detected. The retry time and delay time units are defined by the type of fault within each device.	

OT_WARN_LIMIT (51h)

Definition: The OT_WARN_LIMIT command sets the temperature at which the device should indicate an over-temperature warning alarm. In response to the OT_WARN_LIMIT being exceeded, the device: Sets the TEMPERATURE bit in STATUS_WORD, Sets the OT_WARNING bit in STATUS_TEMPERATURE and notifies the host.

Data Length in Bytes: 2 Data Format: L11. Type: R/W Word

Default Value: EB70h (+110°C)

Units: Celsius

Range: 0 °C to +175 °C

UT_WARN_LIMIT (52h)

Definition: The UT_WARN_LIMIT command set the temperature at which the device should indicate an under-temperature Warning alarm. In response to the UT_WARN_LIMIT being exceeded, the device: Sets the TEMPERATURE bit in STATUS_WORD, Sets the UT_WARNING bit in STATUS_TEMPERATURE and notifies the host.

Data Length in Bytes: 2 Data Format: L11. Type: R/W Word

Default Value: E580h (-40 ° C)

Units: Celsius

Range: -55°C to +25°C

Submit Document Feedback 42 intersil FN8422.3 March 16, 2016

UT_FAULT_LIMIT (53h)

Definition: Sets the temperature at which the device should indicate an under-temperature fault. Note that the temperature must rise above UT_WARN_LIMIT to clear this fault.

Data Length in Bytes: 2 Data Format: L11 Type: R/W Word

Default Value: E490h (-55°C)

Units: Celsius

Range: -55°C to +25°C

UT_FAULT_RESPONSE (54h)

Definition: Instructs the device on what action to take in response to an under-temperature fault. The delay time is the time between restart attempts.

Data Length in Bytes: 1 **Data Format: BIT**

Default Value: 80h (Disable, no retry)

Units: N/A

Type: R/W Byte

BIT	FIELD NAME	VALUE	DESCRIPTION
	Response Behavior:		Continuous operation (Ignore fault)
7:6	Sets the related fault bit in the status registers. Fault bits are only cleared by the	01	Delay, disable and retry Delay time is specified by Bits[2:0] and retry attempt is specified in Bits[5:3].
7:0	CLEAR_FAULTS command.	10	Disable and retry according to the setting in Bits[5:3].
		11	Output is disabled while the fault is present. Output is enabled when the fault condition no longer exists.
	5:3 Retry Setting		No retry. The output remains disabled until the device is restarted.
5:3			The PMBus device attempts to restart the number of times set by these bits. The time between the start is set by the value in Bits[2:0].
		111	Attempts to restart continuously, without checking if the fault is still present, until it is disabled, bias power is removed, or another fault condition causes the unit to shut down.
2:0	Retry and Delay Time 000-111		This time count is used for both the amount of time between retry attempts and for the amount of time a rail is to delay its response after a fault is detected. The retry time and delay time units are defined by the type of fault within each device.

VIN_OV_FAULT_LIMIT (55h)

Definition: Sets the VIN overvoltage fault threshold.

Data Length in Bytes: 2 Data Format: L11 Type: R/W Word

Default Value: D3A0h (14.5V)

Units: Volts Range: 0V to 16V

VIN_OV_FAULT_RESPONSE (56h)

Definition: Configures the VIN overvoltage fault response. The delay time is the time between restart attempts.

Data Length in Bytes: 1
Data Format: BIT
Type: R/W Byte

Default Value: 80h (Disable and no retry)

Units: N/A

BIT	FIELD NAME	VALUE	DESCRIPTION
	Response Behavior:	00	Continuous operation (Ignore fault)
7:6	Sets the related fault bit in the status registers. Fault bits are	01	Delay, disable and retry Delay time is specified by Bits[2:0] and retry attempt is specified in Bits[5:3].
1:0	only cleared by the CLEAR_FAULTS command.	10	Disable and retry according to the setting in Bits[5:3].
	_	11	Output is disabled while the fault is present. Output is enabled when the fault condition no longer exists.
			No retry. The output remains disabled until the device is restarted.
5:3	Retry Setting	001-110	The PMBus device attempts to restart the number of times set by these bits. The time between the start is set by the value in Bits[2:0].
		111	Attempts to restart continuously, without checking if the fault is still present, until it is disabled, bias power is removed, or another fault condition causes the unit to shut down.
2:0	0 Retry and Delay Time 000-111		This time count is used for both the amount of time between retry attempts and for the amount of time a rail is to delay its response after a fault is detected. The retry time and delay time units are defined by the type of fault within each device.

VIN_OV_WARN_LIMIT (57h)

Definition: Sets the VIN overvoltage warning threshold as defined by the table below. In response to the _WARN_LIMIT being exceeded, the device: Sets the NONE OF THE ABOVE and INPUT bits in STATUS_WORD, Sets the VIN__WARNING bit in STATUS_INPUT and notifies the host.

Data Length in Bytes: 2 Data Format: L11

Type: R/W

Default Value: D380h (14.0V)

Units: Volts
Range: 0V to 16V

VIN_UV_WARN_LIMIT (58h)

Definition: Sets the VIN undervoltage warning threshold. If a VIN_UV_FAULT occurs, the input voltage must rise above VIN_UV_WARN_LIMIT to clear the fault, which prides hysteresis to the fault threshold. In response to the UV_WARN_LIMIT being exceeded, the device: Sets the NONE OF THE ABOVE and INPUT bits in STATUS_WORD, Sets the VIN_UV_WARNING bit in STATUS_INPUT and notifies the host.

Data Length in Bytes: 2 Data Format: L11 Type: R/W Word

Default Value: CA40h (4.5V)

Units: Volts Range: 0V to 12V

VIN_UV_FAULT_LIMIT (59h)

Definition: Sets the VIN undervoltage fault threshold.

Data Length in Bytes: 2 Data Format: L11 Type: R/W Word

Default Value: CA00h (4V)

Units: Volts Range: 0V to 12V

Submit Document Feedback 44 intersil FN8422.3 March 16, 2016

VIN_UV_FAULT_RESPONSE (5Ah)

Definition: Configures the VIN undervoltage fault response. The delay time is the time between restart attempts.

Data Length in Bytes: 1 **Data Format: BIT** Type: R/W Byte

Default Value: 80h (Disable and no retry)

Units: N/A

BIT	FIELD NAME	VALUE	DESCRIPTION
	Response Behavior:	00	Continuous operation (Ignore fault)
7:6	Sets the related fault bit in the status registers. Fault bits are	01	Delay, disable and retry Delay time is specified by Bits[2:0] and retry attempt is specified in Bits[5:3].
1:0	only cleared by the CLEAR_FAULTS command.	10	Disable and retry according to the setting in Bits[5:3].
	_	11	Output is disabled while the fault is present. Output is enabled when the fault condition no longer exists.
			No retry. The output remains disabled until the device is restarted.
5:3	Retry Setting	001-110	The PMBus device attempts to restart the number of times set by these bits. The time between the start is set by the value in Bits[2:0].
		111	Attempts to restart continuously, without checking if the fault is still present, until it is disabled, bias power is removed, or another fault condition causes the unit to shut down.
2:0	0 Retry and Delay Time 000-111		This time count is used for both the amount of time between retry attempts and for the amount of time a rail is to delay its response after a fault is detected. The retry time and delay time units are defined by the type of fault within each device.

POWER_GOOD_ON (5Eh)

Definition: Sets the voltage threshold for Power-good indication. Power-Good asserts when the output voltage exceeds POWER_GOOD_ON and de-asserts when the output voltage is less than VOUT_UV_FAULT_LIMIT.

Data Length in Bytes: 2 Data Format: L16u Type: R/W Word

Default Value: 0.9xVOUT_COMMAND pin strap setting

Units: Volts

TON_DELAY (60h)

Definition: Sets the delay time from when the device is enabled to the start of VOUT rise.

Data Length in Bytes: 2 Data Format: L11 Type: R/W Word

Default Value: CA80h (5ms)

Units: ms

Range: 0 to 500ms

TON_RISE (61h)

Definition: Sets the rise time of VOUT after ENABLE and TON_DELAY.

Data Length in Bytes: 2 Data Format: L11 Type: R/W Word

Default Value: CA80h (5ms)

Units: ms

Range: 0 to 200ms

Submit Document Feedback 45 FN8422.3 intersil March 16, 2016

TOFF_DELAY (64h)

Definition: Sets the delay time from DISABLE to start of VOUT fall.

Data Length in Bytes: 2 Data Format: L11 Type: R/W Word

Default Value: CA80h (5ms)

Range: 0 to 500ms

TOFF_FALL (65h)

Definition: Sets the fall time for VOUT after DISABLE and TOFF_DELAY.

Data Length in Bytes: 2 **Data Format: L11** Type: R/W Word

Default Value: CA80h (5ms)

Units: ms

Range: 0 to 200ms

STATUS_BYTE (78h)

Definition: The STATUS_BYTE command returns one byte of information with a summary of the most critical faults.

Data Length in Bytes: 1

Data Format: BIT Type: Read Byte Default Value: 00h Units: N/A

BIT NUMBER	STATUS BIT NAME	MEANING
7	BUSY	A fault was declared because the device was busy and unable to respond.
6	OFF	This bit is asserted if the unit is not priding power to the output, regardless of the reason, including simply not being enabled.
5	VOUT OV_FAULT	An output overvoltage fault has occurred.
4	IOUT_OC_FAULT	An output overcurrent fault has occurred.
3	VIN_UV_FAULT	An input undervoltage fault has occurred.
2	TEMPERATURE	A temperature fault or warning has occurred.
1	CML	A communications, memory or logic fault has occurred.
0	NONE OF THE ABOVE	A fault or warning not listed in bits 7:1 has occurred.

Submit Document Feedback 46 intersil FN8422.3 March 16, 2016

STATUS_WORD (79h)

Definition: The STATUS_WORD command returns two bytes of information with a summary of the unit's fault condition. Based on the information in these bytes, the host can get more information by reading the appropriate status registers. The low byte of the STATUS_WORD is the same register as the STATUS_BYTE (78h) command.

Data Length in Bytes: 2 Data Format: BIT Type: Read Word Default Value: 0000h

Jnits: N/A			
BIT NUMBER	STATUS BIT NAME	MEANING	
15	VOUT	An output voltage fault or warning has occurred.	
14	IOUT/POUT	An output current or output power fault or warning has occurred.	
13	INPUT	An input voltage, input current, or input power fault or warning has occurred.	
12	MFG_SPECIFIC	A manufacturer specific fault or warning has occurred.	
11	POWER_GOOD#	The POWER_GOOD signal, if present, is negated.	
10	FANS	A fan or airflow fault or warning has occurred.	
9	OTHER	A bit in STATUS_OTHER is set.	
8	UNKNOWN	A fault type not given in bits 15:1 of the STATUS_WORD has been detected.	
7	BUSY	A fault was declared because the device was busy and unable to respond.	
6	OFF	This bit is asserted if the unit is not priding power to the output, regardless of the reason, including simply not being enabled.	
5	VOUT_OV_FAULT	An output overvoltage fault has occurred.	
4	IOUT_OC_FAULT	An output overcurrent fault has occurred.	
3	VIN_UV_FAULT	An input undervoltage fault has occurred.	
2	TEMPERATURE	A temperature fault or warning has occurred.	
1	CML	A communications, memory or logic fault has occurred.	
0	NONE OF THE ABOVE	A fault or warning not listed in bits 7:1 has occurred.	

STATUS_VOUT (7Ah)

Definition: The STATUS_VOUT command returns one data byte with the status of the output voltage.

Data Length in Bytes: 1 **Data Format: BIT** Type: Read Byte **Default Value: 00h** Units: N/A

BIT NUMBER	STATUS BIT NAME	MEANING
7	VOUTOV_FAULT	Indicates an output overvoltage fault.
6	VOUTWARNING	Indicates an output overvoltage warning.
5	VOUT_UV_WARNING	Indicates an output undervoltage warning.
4	VOUT_UV_FAULT	Indicates an output undervoltage fault.
3	VOUT_MAX_WARNING	An attempt has been made to set the output voltage to value higher than allowed by the VOUT_MAX command.
2	TON_MAX_FAULT	Indicates T _{ON} Max fault
1	TOFF_MAX_FAULT	Indicates T _{OFF} Max fault
0	VOUT_TRACKING_ERROR	Indicates V _{OUT} Tracking error (<u>Note 24</u>).

NOTE:

^{24.} The conditions that cause the V_{OUT} Tracking Error bit to be set is defined by each device manufacturer. This status bit is intended to allow the device to notify the host that there was error in output voltage tracking during the most recent power or power down event.

STATUS_IOUT (7Bh)

Definition: The STATUS_IOUT command returns one data byte with the status of the output current.

Data Length in Bytes: 1

Data Format: BIT Type: Read Byte Default Value: 00h

Units: N/A

BIT NUMBER	STATUS BIT NAME	MEANING
7	IOUT_OC_FAULT	An output overcurrent fault has occurred.
6	IOUT_OC_LV_FAULT	An output overcurrent and low voltage fault has occurred.
5	IOUT_UC_WARNING	An output overcurrent warning has occurred.
4	IOUT_UC_FAULT	An output undercurrent fault has occurred.
3	ISHARE_FAULT	An current share fault occurred (Note 25).
2	POWER_LIMITING_MODE_FAULT	An Pout limiting mode fault occurred (Note 26).
1	POUT_OP_FAULT	An Pout over power fault occurred.
0	POUT_OP_WARNING	Indicates Pout over power warning.

NOTES:

25. The conditions that cause the Current Share Fault bit to be set are defined by each device manufacturer.

26. [2] The bit is to be asserted when the unit is operating with the output in constant power mode at the power set by the POUT_MAX command.

STATUS_INPUT (7Ch)

Definition: The STATUS_INPUT command returns input voltage and input current status information.

Data Length in Bytes: 1 **Data Format: BIT** Type: Read Byte Default Value: 00h

Units: N/A

BIT NUMBER	STATUS BIT NAME	MEANING
7	VINFAULT	An input overvoltage fault has occurred.
6	VINWARNING	An input overvoltage warning has occurred.
5	VIN_UV_WARNING	An input undervoltage warning has occurred.
4	VIN_UV_FAULT	An input undervoltage fault has occurred.
3	UNIT OFF FOR LOW INPUT VOLTAGE	Unit is off for insufficient input voltage (Note 27).
2	IIN OC FAULT	An IIN overcurrent fault occurred.
1	IIN OC WARNING	An IIN overcurrent warning occurred
0	PIN OP WARNING	An PIN overpower waning occurred.

NOTE:

27. Either the input voltage has never exceeded the input turn-on threshold or if the unit did start, the input voltage decreased below the turn-off threshold.

STATUS_TEMP (7Dh)

Definition: The STATUS_TEMP command returns one byte of information with a summary of any temperature related faults or warnings.

Data Length in Bytes: 1

Data Format: BIT Type: Read Byte Default Value: 00h Units: N/A

BIT NUMBER	STATUS BIT NAME	MEANING
7	OT_FAULT	An over-temperature fault has occurred.
6	OT_WARNING	An over-temperature warning has occurred.
5	UT_WARNING	An under-temperature warning has occurred.
4	UT_FAULT	An under-temperature fault has occurred.
3:0	N/A	These bits are not used.

STATUS_CML (7Eh)

Definition: The STATUS_CML command returns one byte of information with a summary of any Communications, Logic and/or Memory

errors.

Data Length in Bytes: 1 **Data Format: BIT** Type: Read Byte Default Value: 00h

Units: N/A

BIT NUMBER	MEANING
7	Invalid or unsupported PMBus command was received.
6	The PMBus command was sent with invalid or unsupported data.
5	A packet error was detected in the PMBus command.
4	Memory fault detected (Note 28).
3	Processor fault detected (Note 29).
2	Reserved.
1	A PMBus command tried to write to a read-only or protected command, or a communication fault other than the ones listed in this table has occurred.
0	Other Memory or Logic Fualt has occurred (Note 30).

NOTES:

- 28. The conditions that cause the memory fault detected bit to be set and the response this condition, are defined by each device manufacturer. One example of an error that would cause this bit to be set is a CRC of the memory that does not match the initial CRC value.
- 29. The conditions that cause the processor fault detected bit to be set and the response this condition, are defined by each device manufacturer.
- 30. The conditions that cause the other memory or logic fault detected bit to be set and the response this condition, are defined by each device manufacturer.

STATUS_MFR_SPECIFIC (80h)

Definition: Returns the Communication, Logic and Memory specific status.

Data Length in Bytes: 1
Data Format: BIT
Type: Read Byte
Default Value: 00h
Units: N/A

BIT	FIELD NAME	MEANING
7:6	Reserved	Reserved
5	Reserved	Reserved
4	Reserved	Reserved
3	TSW	Loss of external clock synchronization has occurred.
2	Reserved	Reserved
1	Reserved	Reserved
0	Reserved	Reserved

READ_VIN (88h)

Definition: Returns the input voltage reading.

Data Length in Bytes: 2 Data Format: L11 Type: Read Word Units: Volts

READ_VOUT (8Bh)

Definition: Returns the output voltage reading.

Data Length in Bytes: 2 Data Format: L16u Type: Read Word Units: Volts

READ_IOUT (8Ch)

Definition: Returns the output current reading.

Data Length in Bytes: 2 Data Format: L11 Type: Read Word Default Value: N/A

Units: A

READ_TEMPERATURE_1 (8Dh)

Definition: Returns the controller junction temperature reading from internal temperature sensor.

Data Length in Bytes: 2 Data Format: L11 Type: Read Word Units: °C

READ_TEMPERATURE_2 (8Eh)

Definition: Returns the temperature reading from the external temperature device connected to XTEMP pins.

Data Length in Bytes: 2 Data Format: L11 Type: Read Word

Units: °C

Submit Document Feedback 50 intersil FN8422.3 March 16, 2016

READ_DUTY_CYCLE (94h)

Definition: Reports the actual duty cycle of the converter during the enable state.

Data Length in Bytes: 2
Data Format: L11
Type: Read Word

Units:%

READ_FREQUENCY (95h)

Definition: Reports the actual switching frequency of the converter during the enable state.

Data Length in Bytes: 2 Data Format: L11 Type: Read Word Units: kHz

PMBUS_REVISION (98h)

Definition: Returns the revision of the PMBus implemented in the device

Data Length in Bytes: 1 Data Format: HEX Type: Read Byte Default Value: 01h Units: N/A

MFR ID (99h)

Definition: MFR_ID sets user defined identification. The sum total of characters in MFR_ID, MFR_MODEL, MFR_REVISION, MFR_LOCATION, MFR_DATE, MFR_SERIAL and USER_DATA_00 plus one byte per command cannot exceed 128 characters. This limitation includes multiple writes of this command before a STORE command. To clear multiple writes, perform a RESTORE, write this command then perform a STORE/RESTORE.

Data Length in Bytes: User defined

Data Format: ASCII Type: Block R/W Default Value: Null

Units: N/A

MFR_MODEL (9Ah)

Definition: MFR_MODEL sets a user defined model. The sum total of characters in MFR_ID, MFR_MODEL, MFR_REVISION, MFR_LOCATION, MFR_DATE, MFR_SERIAL and USER_DATA_00 plus one byte per command cannot exceed 128 characters. This limitation includes multiple writes of this command before a STORE command. To clear multiple writes, perform a RESTORE, write this command then perform a STORE/RESTORE.

Data Length in Bytes: User defined

Data Format: ASC Type: Block R/W Default Value: Null Units: N/A

MFR_REVISION (9Bh)

Definition: MFR_REVISION sets a user defined revision. The sum total of characters in MFR_ID, MFR_MODEL, MFR_REVISION, MFR_LOCATION, MFR_DATE, MFR_SERIAL and USER_DATA_00 plus one byte per command cannot exceed 128 characters. This limitation includes multiple writes of this command before a STORE command. To clear multiple writes, perform a RESTORE, write this command then perform a STORE/RESTORE.

Data Length in Bytes: User defined

Data Format: ASC Type: Block R/W Default Value: Null

Units: N/A

Submit Document Feedback 51 intersil FN8422.3

MFR_LOCATION (9Ch)

Definition: MFR LOCATION sets a user defined location identifier. The sum total of characters in MFR_ID, MFR_MODEL, MFR_REVISION, MFR LOCATION, MFR DATE, MFR SERIAL and USER DATA 00 plus one byte per command cannot exceed 128 characters. This limitation includes multiple writes of this command before a STORE command. To clear multiple writes, perform a RESTORE, write this command then perform a STORE/RESTORE.

Data Length in Bytes: User defined

Data Format: ASC Type: Block R/W Default Value: Null Units: N/A

MFR DATE (9Dh)

Definition: MFR_DATE sets a user defined date. The sum total of characters in MFR_ID, MFR_MODEL, MFR_REVISION, MFR_LOCATION, MFR_DATE, MFR_SERIAL and USER_DATA_00 plus one byte per command cannot exceed 128 characters. This limitation includes multiple writes of this command before a STORE command. To clear multiple writes, perform a RESTORE, write this command then perform a STORE/RESTORE.

Data Length in Bytes: User defined

Data Format: ASC Type: Block R/W Default Value: Null Units: N/A

Reference: N/A

MFR_SERIAL (9Eh)

Definition: MFR SERIAL sets a user defined serialized identifier. The sum total of characters in MFR ID, MFR MODEL, MFR REVISION, MFR LOCATION, MFR DATE, MFR SERIAL and USER DATA 00 plus one byte per command cannot exceed 128 characters. This limitation includes multiple writes of this command before a STORE command. To clear multiple writes, perform a RESTORE, write this command then perform a STORE/RESTORE.

Data Length in Bytes: User defined

Data Format: ASC Type: Block R/W Default Value: Null Units: N/A

USER_DATA_00 (B0h)

Definition: USER DATA 00 sets a user defined data. The sum total of characters in MFR_ID, MFR_MODEL, MFR_REVISION, MFR_LOCATION, MFR_DATE, MFR_SERIAL and USER_DATA_00 plus one byte per command cannot exceed 128 characters. This limitation includes multiple writes of this command before a STORE command. To clear multiple writes, perform a RESTORE, write this command then perform a STORE/RESTORE.

Data Length in Bytes: User defined

Data Format: ASCII Type: Block R/W Default Value: Null

Units: N/A

Submit Document Feedback intersil FN8422.3 52 March 16, 2016

AUTO_COMP_CONFIG (BCh)

Definition: Controls configuration of Auto Compensation features.

Data Length in Bytes: 1 **Data Format: CUS** Type: R/W Byte Default Value: 69h

Units: N/A

BITS	PURPOSE	VALUE	DESCRIPTION
7:4	Auto Comp Gain Percentage	G	Scale the Gain of the Auto Compensation results by a factor of $(G+1)*10\%$, where $0 = G = 9$. $G = 0$ yields lowest jitter; $G = 9$ yields tightest transient response.
3	Power Good Assertion	0	Use PG_DELAY
3	Power Good Assertion	1	Assert PG after Auto Comp completes
2	Auto Comp Store	0	Do not store Auto Comp results
2 Auto comp store		1	Store Auto Comp results for use on future ramps
		0	Off (Disabled). Compensation stored in PID_TAPS will be used.
1:0	Auto Comp Mode	1	Once (results are storable)
1:0 Auto Comp Mode		2	Repeat every ~1 second (only the first results are storable)
		3	Repeat every ~1 minute (only the first results are storable)

AUTO_COMP_CONTROL (BDh)

Definition: Causes the Auto Comp algorithm to initiate, if the Auto Comp feature is enabled in AUTO_COMP_CONFIG.

Data Length in Bytes: 1 **Data Format: BIT** Type: Send Byte **Default Value:**

Units: N/A

DEADTIME_MAX (BFh)

Definition: Sets the maximum deadtime value for the PWMH and PWML outputs. This limit applies during frozen or adaptive deadtime

algorithm modes Data Length in Bytes: 2 **Data Format: CUS** Type: R/W Word

Default Value: 3838h (56ns)

Range: 0 to 60ns

Units: ns

BIT NUMBER	PURPOSE	VALUE	MEANING
15	n/a	0	NOT used
14:8	Sets the Maximum H-to-L Deadtime	Н	Limits the maximum allowed H-to-L deadtime when using the adaptive deadtime algorithm. Deadtime = Hns (signed).
7	n/a	0	NOT used
6:0	Sets the Maximum L-to-H Deadtime	L	Limits the maximum allowed L-to-H deadtime when using the adaptive deadtime algorithm. Deadtime = Lns (signed).

Submit Document Feedback 53 intersil FN8422.3 March 16, 2016

MFR_CONFIG (D0h)

Definition: Configures several manufacturer-level features.

Data Length in Bytes: 2

Data Format: BIT Type: R/W Word Default Value: 6A11h

Units: N/A

BIT NUMBER	PURPOSE	VALUE	MEANING
15:11	Current Sense Blanking Delay	D	Sets the delay, D, in 32ns steps
10:8	Current Sense Fault Count	С	Sets the number of consecutive OC or UC violations required for a fault to 2C+1.
7	Enable XTEMP Measurements	0	No temperature measurements are performed on XTEMP
1	Enable ATEMP Measurements	1	Temperature measurements are performed on XTEMP
6	Temperature Sensor Control (Note 31)	0	The internal temperature sensor is used for warning and fault checks
0	remperature sensor control (Note 31)	1	An external 2N3904 NPN on XTEMP is used for warning and fault checks
		00	Current sense uses GND-referenced, down-slope sense
5:4	Current Sense Control	01	Current sense uses VOUT-referenced, down-slope sensing
5:4		10	Current sense uses VOUT-referenced, up-slope sensing
		11	Reserved
3	NLR During Ramp	0	Wait for PG
3	NER During Rainp	1	Always on
2	Alternate Ramp Control	0	Alternate Ramp Disabled
2	Alternate Ramp Control	1	Alternate Ramp Enabled
1	PG Pin Output Control	0	PG is open-drain
	ra riii output contioi	1	PG is push-pull
0	SYNC Pin Output Control	0	SYNC is open-drain
J	31NO Fin Output Control	1	SYNC is push-pull

NOTE:

31. When selecting XTEMP (Bit 6), be sure to have the XTEMP enabled in Bit 7.

intersil Submit Document Feedback 54 FN8422.3

USER_CONFIG (D1h)

Definition: Configures several user-level features.

Data Length in Bytes: 2

Data Format: BIT Type: R/W Word Default Value: 2011h

Units: N/A

BIT	PURPOSE	VALUE	DESCRIPTION
15:14	Minimum Duty Cycle	N	Sets the minimum duty cycle $((N+1)/(2^8))$ during a ramp when "Minimum Duty Cycle" (Bit 13) is enabled. For example, if Minimum Duty Cycle input N is set to 3, the minimum duty cycle is $(3+1)/(2^8) = (1/64)$.
13	Minimum Duty Cycle Control	0	Minimum Duty Cycle is Disabled.
13	Millimum Duty Cycle Control	1	Minimum Duty Cycle is Enabled.
12	Reserved	-	Reserved
44	CVNC Time out Frable	0	SYNC output remains on after device is disabled.
11	SYNC Time-out Enable	1	SYNC turns off 500ms after device is disabled.
10	Reserved	-	Reserved
•	DID Food Forested Control	0	PID Coefficients are corrected for VDD variations.
9	PID Feed-Forward Control	1	PID Coefficients are not corrected for VDD variations.
•	- HO H 10	0	If sequencing is disabled, this device will ignore faults from other devices. If sequencing is enabled, the devices will sequence down from the failed device outward.
8	Fault Spreading Mode	1	Faults received from any device selected by the DDC_GROUP command will cause this device to shut down immediately.
7	Reserved	-	Reserved
_	0,410.1	0	Pin strap setting.
6	SYNC Input Mode	1	External SYNC.
_	0,410 B; 0 6.4	0	Configure the SYNC pin as an input-only.
5	SYNC Pin Configure	1	Output external signal.
4	Reserved	-	Reserved
3	Reserved	-	Reserved
2	0551 11.0	0	The low-side drive is off when device is disabled.
	OFF Low-side C	1	The low-side drive is on when device is disabled.
		00	Enter low-power mode when device is disabled (no READ_xxxx data available).
4.0	Charadha Mada	01	Monitor for faults when device is disabled (READ_xxxx data available).
1:0	Standby Mode	10	Reserved
		11	Monitor for faults using pulsed mode (READ_xxxx data available upon read command).

Submit Document Feedback 55 intersil FN8422.3 March 16, 2016

ISHARE_CONFIG (D2h)

Definition: Configures the device for current sharing communication over the DDC bus.

Data Length in Bytes: 2

Data Format: BIT Type: R/W Word Default Value: 0000h

Units: N/A

BIT	PURPOSE	VALUE	DESCRIPTION						
15:8	IShare DDC ID	0 to 31 (0x00 to 0x1F)	Sets the current share rail's DDC ID for each device within a current share rail. Set to the same DDC ID as in DDC_CONFIG. This DDC ID is used for sequencing and fault spreading when used in a current share rail.						
7:5	Number of Members	0 to 7	Number of devices in current share rail -1. Example: 3 device current share rail, use 3 - 1 = 2						
4:2	Member Position	0 to 7	Position of device within current share rail.						
1	Reserved	0	Reserved						
0	I Chave Control	1	Device is a member of a current share rail.						
0 I-Share Control 0 De		0	Device is not a member of a current share rail.						

DDC_CONFIG (D3h)

Definition: Configures DDC addressing.

Data Length in Bytes: 2 **Data Format: BIT** Type: R/W Word Default Value: 0001h

Units: N/A

BIT	FIELD NAME	VALUE	DESCRIPTION
15:13	Reserved	0	Reserved.
12:8	Broadcast Group	0 to 31	Group number used for broadcast events. (i.e., Broadcast Enable and Broadcast Margin) Set this number to the same value for all rails/devices that should respond to each other's broadcasted event. This function is enabled by the bits 15 and 14 in the MISC_CONFIG command.
7:6	Reserved	0	Reserved.
5	DDC TV Inhabit	0	DDC Transmission.
5	DDC TX Inhabit	1	DDC Transmission Enabled.
4:0	Rail ID	0 to 31 (00 to 1Fh)	Sets the rail's DDC ID for sequencing and fault spreading. For the current-sharing applications, set this value the same as the ID value in ISHARE_CONFIG for all devices in the current sharing rail.

POWER_GOOD_DELAY (D4h)

Definition: Sets the delay applied between the output exceeding the PG threshold (POWER_GOOD_ON) and asserting the PG pin. The delay time can range from 0ms up to 500s, in steps of 125ns. A 1ms minimum configured value is recommended to apply proper de-bounce to this signal.

Data Length in Bytes: 2 Data Format: L11 Type: R/W Word

Default Value: BA00h(1ms)

Units: ms Range: 0 to 5s

PID_TAPS (D5h)

Definition: Configures the control loop compensator coefficients.

Data Length in Bytes: 9 **Data Format: CUS**

Units: N/A Type: R/W

Default Value: Auto Comp stores when algorithm is initiated during start up. When Auto Comp is disabled PID_TAPS can be stored via

The PID algorithm implements the following Z-domain function in Equation 10:

$$\frac{A + Bz^{-1} + Cz^{-2}}{1 - z^{-1}}$$
 (EQ. 10)

The coefficients A, B and C are represented using a pseudo-floating point format similar to the V_{OUT} parameters (with the addition of a sign bit), defined as Equation 11:

$$A = (-1)^{S} \bullet 2^{E} \bullet M$$
 (EQ. 11)

where M is a two-byte unsigned mantissa, S is a sign-bit and E is a 7-bit two's-complement signed integer. The 9-byte data field is defined in Table. S is stored as the MSB of the E byte.

BYTE	PURPOSE	DEFINITION
8	Tap C - E	Coefficient C exponent + S
7	Tap C - M [15:8]	Coefficient C mantissa, high-byte
6	Tap C - M [7:0]	Coefficient C mantissa, low-byte
5	Tap B - E	Coefficient B exponent + S
4	Tap B - M [15:8]	Coefficient B mantissa, high-byte
3	Tap B - M [7:0]	Coefficient B mantissa, low-byte
2	Тар А - Е	Coefficient A exponent + S
1	Tap A - M [15:8]	Coefficient A mantissa, high-byte
0	Tap A - M [7:0]	Coefficient A mantissa, low-byte

NOTE:

32. Data bytes are transmitted on the PMBus in the order of Byte 0 through Byte 8.

INDUCTOR (D6h)

Definition: Informs the device of circuit's inductor value. This is used in adaptive algorithm calculations relating to the inductor ripple current.

Data Length in Bytes: 2 Data Format: L11 Type: R/W Word

Default Value: B200h (0.5µH)

Units: µH

FN8422.3 intersil March 16, 2016

NLR_CONFIG (D7h)

Definition: Configures the non-linear response (NLR) control parameters.

Data Length in Bytes: 4 Data Format: Bit Type: R/W Block

Default Value: 00000000h

Units: N/A

BIT	FIELD NAME	VALUE	DESCRIPTION
31:30	Outer Threshold Multiplier	0	Sets multiplier of inner threshold for outer threshold setting, O*LI and O*UI
29:27	NLR Comparator Threshold: Loading-Inner	LI	Sets inner threshold for a loading event to ~0.5%*(LI+1)*VOUT.
26:24	NLR Comparator Threshold: Unloading-Inner	UI	Sets inner threshold for an unloading event to ~0.5%*(UI+1)*VOUT.
23:20	Loading-Outer Threshold Max Correction Time	LOT	Sets outer threshold, maximum correction time for a loading event to LOT*tsw/64(s).
19:16	Loading-Inner Threshold Max Correction Time	LIT	Sets inner threshold, maximum correction time for a loading event to LIT*tsw/64(s).
15:12	Unloading-Outer Threshold Max Correction Time	UOT	Sets outer threshold, maximum correction time for an unloading event to UOT*tsw/64(s).
11:8	Unloading-Inner Threshold Max Correction Time	UIT	Sets inner threshold, maximum correction time for an unloading event to UIT*tsw/64(s).
7:4	Load Blanking Time Control	LB	Sets NLR blanking time for a loading event.
3:0	Unload Blanking Time Control	UB	Sets NLR blanking time for an unloading event.

TABLE 16. LOADING/UNLOADING BLANKING TIMES

LB or UB	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
tsw/64 UNITS	1	2	3	5	9	17	33	49	65	81	97	129	161	177	193	225

OVUV_CONFIG (D8h)

Definition: Configures the output voltage OV and UV fault detection feature. The default value of 00h is recommended.

Data Length in Bytes: 1 Data Format: Bit Type: R/W

Default Value: 00h

Units: N/A

BIT	PURPOSE	VALUE	DEFINITION
7	Controls How an OV Fault Response Shutdown Sets	0	An OV fault does not enable the low-side power device
'	the Output Driver State	1	An OV fault enables the low-side power device
6:4	Not used	0	Not used
3:0	Defines the Number of Consecutive Limit Violations Required to Declare an OV or UV Fault	N	N+1 consecutive OV or UV violations initiate a fault response

XTEMP_SCALE (D9h)

Definition: Sets a scalar value that is used for calibrating the external temperature. The constant is applied in Equation 1 to produce the read value of XTEMP via the PMBus command READ TEMPERATURE 2.

Data Length in Bytes: 2 Data Format: L11

Type: R/W

Default Value: BA00h (1°C)

Units: °C

NOTE: This value must be equal to 1.

$$READ_TEMPERATURE_2 = \left(\text{ExternalTemperature} \cdot \frac{1}{\text{XTEMP_SCALE}} \right) + \text{XTEMP_OFFSET}$$

XTEMP_OFFSET (DAh)

Definition: Sets an offset value that is used for calibrating the external temperature. The constant is applied in Equation 2 to produce the read value of XTEMP via the PMBus command READ TEMPERATURE 2.

Data Length in Bytes: 2 Data Format: L11 Type: R/W Word

Default Value: 8000h (0°C)

Units: °C

$$READ_TEMPERATURE_2 = \left(\text{ExternalTemperature} \cdot \frac{1}{\text{XTEMP_SCALE}} \right) + \text{XTEMP_OFFSET}$$

TEMPCO CONFIG (DCh)

Definition: Configures the correction factor and temperature measurement source when performing temperature coefficient correction for current sense. TEMPCO_CONFIG values are applied as negative correction to a positive temperature coefficient.

Data Length in Bytes: 1 **Data Format: CUS** Type: R/W Byte

Default Value: 28h (4000ppm/°C)

Units: N/A

To determine the hex value of the Tempco Correction factor (TC) for current scale of a power stage using r_{DC(on)} current sensing, first determine the temperature coefficient of resistance for the conductor, α . This is found with Equation 12:

$$\alpha = \frac{R_{REF} - R}{R_{REF}(T_{REF} - T)} \tag{EQ. 12}$$

Where: R = Conductor resistance at temperature "T"

RREF = Conductor resistance at reference temperature T

 α = Temperature coefficient of resistance for the conductor material

T = Temperature measured by temperature sensor, in °C

TREF = Reference temperature that α is specified at for the conductor material

After α is determined, convert the value in units of 100ppm/°C. This value is then converted to a hex value with Equation 13.

$$TC = \frac{\alpha \times 10^6}{100}$$
 (EQ. 13)

Typical Values: Copper = 3900ppm/°C (27h), silicon = 4800ppm/°C (30h)

Range: 0 to 6300ppm/°C

BIT	PURPOSE	VALUE	DEFINITION
7	Selects the Temp Sensor Source for Tempco	0	Selects the internal temperature sensor
,	Correction	1	Selects the XTEMP pin for temperature measurements
6:0	Sets the Tempco Correction in Units of 100ppm/°C for IOUT_CAL_GAIN	TC	R _{SEN(DCR)} =IOUT_CAL_GAIN*(1+TC*(T-25)) where R _{SEN} = resistance of sense element

Submit Document Feedback intersil FN8422.3 59 March 16, 2016

DEADTIME (DDh)

Definition: Sets the non-overlap between PWM transitions using a 2-byte data field. The most significant byte controls the high-side to low-side deadtime value as a single 2's-complement signed value in units of ns. The least significant byte controls the low-side to high-side deadtime value. Positive values imply a non-overlap of the FET drive on-times. Negative values imply an overlap of the FET drive on-times. The device will operate at the deadtime values written to this command when adaptive deadtime is disabled, between the minimum deadtime specified in DEADTIME_CONFIG and the maximum deadtime specified in DEADTIME_MAX. When switching from adaptive deadtime mode to frozen mode (by writing to bit 15 of DEADTIME_CONFIG) the frozen deadtime will be whatever the last deadtime was before the device switches to frozen deadtime mode.

Data Length in Bytes: 2 Data Format: CUS Type: R/W Word

Default Value: 1414h (H-L = 20ns, L-H = 20ns)

Units: ns

Range: -15ns to 60ns

DEADTIME_CONFIG (DEh)

Definition: Configures the deadtime optimization mode. Also sets the minimum deadtime value for the adaptive deadtime mode range.

Data Length in Bytes: 2 Data Format: CUS Type: R/W Word

Default Value: 8686h (Adaptive deadtime disabled)

Units: N/A

BIT	PURPOSE	VALUE	DESCRIPTION
15	ets the High to Low Transition Deadtime Mode		Adaptive H-to-L deadtime control.
15	Sets the right to Low transition beautime mode	1	Freeze the H-to-L deadtime.
14:8	Sets the Minimum H-to-L Deadtime	0-126d	Limits the minimum allowed H-to-L deadtime when using the adaptive deadtime algorithm (2ns resolution).
7	Sets the Low to High Transition Deadtime Mode	0	Adaptive L-to-H deadtime control.
,	Sets the Low to right transition beautime mode	1	Freezes the L-to-H deadtime.
6:0	Sets the Minimum L-to-H Deadtime	0-126d	Limits the minimum allowed L-to-H deadtime when using the adaptive deadtime algorithm (2ns resolution).

Submit Document Feedback 60 Intersil FN8422.3 March 16, 2016

SEQUENCE (E0h)

Definition: Identifies the Rail DDC ID of the prequel and sequel rails when performing multi-rail sequencing. The device will enable its output when its EN or OPERATION enable states, as defined by ON_OFF_CONFIG, is set and the prequel device has issued a Power-Good event on the DDC bus. The device will disable its output (using the programmed delay values) when the sequel device has issued a Power-Down event on the DDC bus.

The data field is a two-byte value. The most-significant byte contains the 5-bit Rail DDC ID of the prequel device. The least-significant byte contains the 5-bit Rail DDC ID of the sequel device. The most significant bit of each byte contains the enable of the prequel or sequel mode. This command overrides the corresponding sequence configuration set by the CONFIG pin settings.

Data Length in Bytes: 2
Data Format: BIT
Type: R/W Word

Default Value: 0000h (Prequel and Sequel disabled)

TRACK_CONFIG (E1h)

Definition: Configures the voltage tracking modes of the device.

Data Length in Bytes: 1
Data Format: BIT
Type: R/W Byte

Default Value: 00h (Tracking Disabled)

BIT	FIELD NAME	VALUE	SETTING	DESCRIPTION
7	Enables Valtage Tracking	0	Disable	Tracking is disabled
,	Enables Voltage Tracking	1	Enable	Tracking is enabled
6:3	Reserved	-	Reserved	Reserved
2		0	100%	Output tracks 100% ratio of VTRK input
2	Tracking Ratio Control	1	50%	Output tracks 50% ratio of VTRK input
1	Tracking Unner Limit	0	Target Voltage	Output Voltage is limited by Target Voltage
	Tracking Upper Limit	1	VTRK Voltage	Output Voltage is limited by VTRK Voltage
0	O Barra va Baharia	0	Track after PG	The output is not allowed to track VTRK down before power-good
U	Ramp-up Behavior	1	Track always	The output is allowed to track VTRK down before power-good

DDC_GROUP (E2h)

Definition: This command sets which rail DDC IDs a device should listen to for fault spreading information. A device can follow multiple DDC ID rails. Example is provided in following table.

DDC ID	CONFIGURATION	DDC_GROUP	DESCRIPTION
0	3xZL9010M Current Sharing	000000Ah	This rail will listen to Rail-1 and Rail-3.
1	2xZL9010M Current Sharing	0000004h	This rail will listen to Rail-2.
2	1xZL9010M Single Phase	0000000h	This rail will ignore fault spread.
3	1xZL9010M Single Phase	00000002h	This rail will listen to Rail-1.

The device/rail's own DDC ID should not be set within the DDC_GROUP command for that device/rail.

All devices in a current share rail must shutdown for the rail to report a shutdown.

If fault spread mode is enabled in USER_CONFIG (Bit 8 set to 1), the device will immediately shut down if one of its DDC_GROUP members fail. The device/rail will attempt its configured restart only after all devices/rails within the DDC_GROUP have cleared their faults.

If fault spread mode disabled in USER_CONFIG (Bit 8 cleared to 0), the device will perform a sequenced shutdown as defined by the SEQUENCE command setting. The rails/devices in a sequencing set only attempt their configured restart after all faults have cleared within the DDC_GROUP. If fault spread mode is disabled and sequencing is also disabled, the device will ignore faults from other devices and stay enabled.

Data Length in Bytes: 4
Data Format: BIT
Type: R/W

Default Value: 00000000h (Ignore fault spread)

Submit Document Feedback 61 intersil FN8422.3

DEVICE_ID (E4h)

Definition: Returns the 16-byte (character) device identifier string.

Data Length in Bytes: 16
Data Format: ASC

Type: Read Block

Default Value: Current firmware revision

MFR_IOUT_OC_FAULT_RESPONSE (E5h)

Definition: Configures the I_{OUT} overcurrent fault response as defined by the following table. Sets the overcurrent status bit in

STATUS_IOUT.

Data Length in Bytes: 1
Data Format: BIT
Type: R/W Byte

Default Value: 80h (Disable and no retry)

Units: N/A

BIT	FIELD NAME	VALUE	DESCRIPTION
	Response Behavior:	00	Continuous operation (Ignore fault),
7:6	Sets the related fault bit in the status registers. Fault bits are	01	Delay, disable and retry Delay time is specified by Bits[2:0] and retry attempt is specified in Bits[5:3].
7.0	only cleared by the CLEAR_FAULTS command.	10	Disable and retry according to the setting in Bits[5:3].
	_	11	Output is disabled while the fault is present. Output is enabled when the fault condition no longer exists.
		000	No retry. The output remains disabled until the device is restarted.
5:3	5:3 Retry Setting		The PMBus device attempts to restart the number of times set by these bits. The time between the start is set by the value in Bits[2:0].
		111	Attempts to restart continuously, without checking if the fault is still present, until it is disabled, bias power is removed, or another fault condition causes the unit to shut down.
2:0	Retry and Delay Time	000-111	This time count is used for both the amount of time between retry attempts and for the amount of time a rail is to delay its response after a fault is detected. The retry time and delay time units are defined by the type of fault within each device.

MFR_IOUT_UC_FAULT_RESPONSE (E6h)

Definition: Configures the IOUT undercurrent fault response as defined by the table below. Sets the undercurrent status bit in STATUS_IOUT.

Data Length in Bytes: 1
Data Format: BIT
Type: R/W Byte

Default Value: 80h (Disable and no retry)

Units: N/A

BIT	FIELD NAME	VALUE	DESCRIPTION
	Response Behavior:	00	Continuous operation (Ignore fault),
	Sets the related fault bit in the status registers. Fault bits are	01	Delay, disable and retry Delay time is specified by Bits[2:0] and retry attempt is specified in Bits[5:3].
7:6	only cleared by the CLEAR_FAULTS command.	10	Disable and retry according to the setting in Bits[5:3].
	_	11	Output is disabled while the fault is present. Output is enabled when the fault condition no longer exists.
		000	No retry. The output remains disabled until the device is restarted.
5:3	5:3 Retry Setting		The PMBus device attempts to restart the number of times set by these bits. The time between the start is set by the value in Bits[2:0].
		111	Attempts to restart continuously, without checking if the fault is still present, until it is disabled, bias power is removed, or another fault condition causes the unit to shut down.
2:0	Retry and Delay Time	000-111	This time count is used for both the amount of time between retry attempts and for the amount of time a rail is to delay its response after a fault is detected. The retry time and delay time units are defined by the type of fault within each device.

Submit Document Feedback 62 intersil FN8422.3 March 16, 2016

IOUT_AVG_OC_FAULT_LIMIT (E7h)

Definition: Sets the IOUT average overcurrent fault threshold. For down-slope sensing, this corresponds to the average of all the current samples taken during the (1-D) time interval, excluding the Current Sense Blanking time (which occurs at the beginning of the 1-D interval). For up-slope sensing, this corresponds to the average of all the current samples taken during the D time interval, excluding the Current Sense Blanking time (which occurs at the beginning of the D interval). This feature shares the OC fault bit operation (in STATUS_IOUT) and OC fault response with IOUT_ OC_FAULT_LIMIT.

Data Length in Bytes: 2 Data Format: L11 Type: R/W Word

Default Value: D3C0h (15A)

Units: A

IOUT_AVG_UC_FAULT_LIMIT (E8h)

Definition: Sets the IOUT average undercurrent fault threshold. For down-slope sensing, this corresponds to the average of all the current samples taken during the (1-D) time interval, excluding the Current Sense Blanking time (which occurs at the beginning of the 1-D interval). For up-slope sensing, this corresponds to the average of all the current samples taken during the D time interval, excluding the Current Sense Blanking time (which occurs at the beginning of the D interval). This feature shares the UC fault bit operation (in STATUS_IOUT) and UC fault response with IOUT_ UC_FAULT_LIMIT.

Data Length in Bytes: 2 Data Format: L11 Type: R/W Word

Default Value: D440h (-15A)

Units: A

MISC_CONFIG (E9h)

Definition: Sets options pertaining to advanced features.

Data Length in Bytes: 2 Data Format: BIT Type: R/W Word Units: N/A

Default Value: 2000h

BITS	PURPOSE	VALUE	DESCRIPTION
15	Broadcast Margin	0	Disabled
	(see DDC_CONFIG)	1	Enable
14	Broadcast Enable	0	Disabled
	(see DDC_CONFIG)	1	Enable
13	Dhasa Fashia Calast	0	Use PH_EN pin to add/drop current-share phases.
	Phase Enable Select	1	Use PHASE_CONTROL command to add/drop phases.
12	Reserved	-	Reserved
11:10	Reserved	-	Reserved
9	Reserved	-	Reserved
8	Reserved	-	Reserved
7	Reserved	-	Reserved
6	Diode Emulation	0	Disabled
	Diode Emulation	1	Enabled, enter diode emulation at light loads to improve efficiency
5:3	Reserved	-	Reserved
2	Minimum Cl. Dulan	0	Disabled
	Minimum GL Pulse	1	Enabled, GL pulse width limited to 10%*T _{SW} minimum during diode emulation.
1	SnapShot 0 1		Disabled
			Enable
0	Reserved	-	Reserved

Submit Document Feedback 63 FN8422.3 March 16, 2016

SNAPSHOT (EAh)

Definition: The SNAPSHOT command is a 32-byte read-back of parametric and status values. It allows monitoring and status data to be stored to flash either during a fault condition or via a system-defined time using the SNAPSHOT_CONTROL command. In case of a fault, last updated values are stored to the flash memory. Use SNAPSHOT_CONTROL command to read stored values.

Data Length in Bytes: 32

Data Format: Bit Type: Block Read

BYTE NUMBER	VALUE	PMBus COMMAND	FORMAT
31:22	Reserved	Reserved	00h
21	Manufacturer Specific Status Byte	STATUS_MFR_SPECIFIC (80h)	Byte
20	CML Status Byte	STATUS_CML (7Eh)	Byte
19	Temperature Status Byte	STATUS_TEMPERATURE (7Dh)	Byte
18	Input Status Byte	STATUS_INPUT (7Ch)	Byte
17	I _{OUT} Status Byte	STATUS_IOUT (7Bh)	Byte
16	V _{OUT} Status Byte	STATUS_VOUT (7Ah)	Byte
15:14	Switching Frequency	READ_FREQUENCY (95h)	L11
13:12	External Temperature	READ_EXTERNAL_TEMP (8Eh)	L11
11:10	Internal Temperature	READ_INTERNAL_TEMP (8Dh)	L11
9:8	Duty Cycle	READ_DUTY_CYCLE (94h)	L11
7:6	Peak Current	N/A	L11
5:4	Load Current	READ_IOUT (8Ch)	L11
3:2	Output Voltage	READ_VOUT (8Bh)	L16u
1:0	Input Voltage	READ_VIN (88h)	L11

BLANK_PARAMS (EBh)

Definition: Returns a 16-byte string which indicates which parameter values were either retrieved by the last RESTORE operation or have been written since that time. Reading BLANK_PARAMS immediately after a restore operation allows the user to determine which parameters are stored in that store. Index to read BLANK_PARAM is provided in ""PMBus Command Summary" on page 29. One indicates the parameter is not present in the store and has not been written since the RESTORE operation.

Data Length in Bytes: 16

Data Format: BIT Type: Block Read **Default Value: FF...FFh**

Units: N/A

PHASE_CONTROL (F0h)

Definition: This command controls Phase adding/dropping when the device is setup for current sharing.

Data Length in Bytes: 1 **Data Format: BIT** Type: R/W Byte Default Value: 00h

VALUE D	VALUE DESCRIPTION
00h	The device phase is disabled or dropped
01h	01h The device phase is active or added

FN8422.3 64 intersil March 16, 2016

SNAPSHOT_CONTROL (F3h)

Definition: Writing a 01 will cause the device to copy the current SnapShot values from NVRAM to the 32-byte SnapShot parameters. Writing a 02 will cause the device to write the current SnapShot values to NVRAM. Read from NVRAM (writing a 01) does not work if SNAPSHOT is enabled in MISC CONFIG. To read from NVRAM, the device has to be disabled.

Data Length in Bytes: 1 Data Format: Bit Type: R/W Byte

VALUE	DESCRIPTION
01h	Move parametric and status values from Flash to the RAM.
02h	Move latest parametric and status values from RAM to the Flash.

RESTORE FACTORY (F4h)

Definition: Restores the device to the hard-coded Factory default values and pin strap definitions. The device retains the DEFAULT and USER stores for restoring. Security level is changed to Level 1 following this command.

Data Length in Bytes: 0 Data Format: N/A Type: Send Byte Default Value: N/A Units: N/A

SECURITY LEVEL (FAh)

Definition: The device provides write protection for individual commands. Each bit in the UNPROTECT parameter controls whether its corresponding command is writeable (commands are always readable). If a command is not writeable, a password must be entered in order to change its parameter (i.e., to enable writes to that command). There are two types of passwords, public and private. The public password provides a simple lock-and-key protection against accidental changes to the device. It would typically be sent to the device in the application prior to making changes. Private passwords allow commands marked as non-writeable in the UNPROTECT parameter to be changed. Private passwords are intended for protecting Default-installed configurations and would not typically be used in the application. Each store (USER and DEFAULT) can have its own UNPROTECT string and private password. If a command is marked as non-writeable in the DEFAULT UNPROTECT parameter (its corresponding bit is cleared), the private password in the DEFAULT Store must be sent in order to change that command. If a command is writeable according to the Default UNPROTECT parameter, it may still be marked as non-writeable in the User Store UNPROTECT parameter. In this case, the User private password can be sent to make the command writeable.

The device supports four levels of security. Each level is designed to be used by a particular class of users, ranging from module manufacturers to end users, as discussed below. Levels 0 and 1 correspond to the public password. All other levels require a private password. Writing a private password can only raise the security level. Writing a public password will reset the level down to 0 or 1. Figure 27 shows the algorithm used by the device to determine if a particular command write is allowed.

Security Level 3 – Module Vendor

Level 3 is intended primarily for use by Module vendors to protect device configurations in the Default Store. Clearing a UNPROTECT bit in the Default Store implies that a command is writeable only at Level 3 and above. The device's security level is raised to Level 3 by writing the private password value previously stored in the Default Store. To be effective, the module vendor must clear the UNPROTECT bit corresponding to the STORE_DEFAULT_ALL and RESTORE_DEFAULT commands. Otherwise, Level 3 protection is ineffective since the entire store could be replaced by the user, including the enclosed private password.

Security Level 2 – User

Level 2 is intended for use by the end user of the device. Clearing a UNPROTECT bit in the User Store implies that a command is writeable only at Level 2 and above. The device's security level is raised to Level 2 by writing the private password value previously stored in the User Store. To be effective, the user must clear the UNPROTECT bit corresponding to the STORE USER ALL, RESTORE_DEFAULT_ALL, STORE_DEFAULT_ALL and RESTORE_DEFAULT commands. Otherwise, Level 2 protection is ineffective since the entire store could be replaced, including the enclosed private password.

Submit Document Feedback intersil FN8422.3 65 March 16, 2016

Security Level 1 – Public

Level 1 is intended to protect against accidental changes to ordinary commands by providing a global write-enable. It can be used to protect the device from erroneous bus operations. It provides access to commands whose UNPROTECT bit is set in both the Default and User Store. Security is raised to Level 1 by writing the public password stored in the User Store using the PUBLIC_PASSWORD command. The public password stored in the Default Store has no effect.

Security Level 0 - Unprotected

Level 0 implies that only commands which are always writeable (e.g., PUBLIC_PASSWORD) are available. This represents the lowest authority level and hence the most protected state of the device. The level can be reduced to 0 by using PUBLIC_PASSWORD to write any value which does not match the stored public password

Data Length in Bytes: 1 **Data Format: HEX** Type: Read Byte Default Value: 01h




FIGURE 27. ALGORITHM USED TO DETERMINE WHEN A COMMAND IS WRITEABLE

Submit Document Feedback 66 FN8422.3 intersil March 16, 2016

PRIVATE_PASSWORD (FBh)

Definition: Sets the private password string.

Data Length in Bytes: 9

Data Format: ASCII. ISO/IEC 8859-1

Type: R/W Block Default Value: 000..00h

PUBLIC PASSWORD (FCh)

Definition: Sets the public password string.

Data Length in Bytes: 4

Data Format: ASCII. ISO/IEC 8859-1

Type: R/W Block Default Value: 00...00h

UNPROTECT (FDh)

Definition: Sets a 256-bit (32-byte) parameter which identifies which commands are to be protected against write-access at lower security levels. Each bit in this parameter corresponds to a command according to the command's code. The command with a code of 00h (PAGE) is protected by the least significant bit of the least significant byte, followed by the command with a code of 01h and so forth. Note that all possible commands have a corresponding bit regardless of whether they are protected or supported by the device. Clearing a command's UNPROTECT bit indicates that write access to that command is only allowed if the device's security level has been raised to an appropriate level. The UNPROTECT bits in the DEFAULT store require a security level 3 or greater to be writeable. The UNPROTECT bits in the USER store require a security level of 2 or higher.

Data Length in Bytes: 32 **Data Format: CUS** Type: Block R/W Default Value: FF...FFh

Firmware Revision History

FIRMWARE REVISION CODE	CHANGE DESCRIPTION	NOTE
FE03		Not recommended for a new design.
FE04	1. VIN_OV_WARN_LIMIT = 14.0V	Recommended for a new design.
	2. VIN_UV_FAULT_LIMIT = 4.0V	
	3. OT_WARN_LIMIT = +110°C	
	4. OT_FAULT_LIMIT = +125°C	
	5. VIN_UV_WARN_LIMIT = 4.5V	
	6. DEADTIME = 1414h (H-L = 20ns, L-H = 20ns)	
	7. DEADTIME_MAX = 3838h (Max H-L = 56ns, Max L-H = 56ns)	

FN8422.3 67 intersil March 16, 2016

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the Intersil website to make sure you have the latest revision.

DATE	REVISION	CHANGE
March 16, 2016	FN8422.3	Added "PMBus Use Guidelines" on page 34.
January 22, 2015	FN8422.2	Updated Table 4 on page 17 with additional values.
October 30, 2014	FN8422.1	Removed "Zilker Lab" references throughout the datasheet.
		Under features on page 1 added: Overcurrent/undercurrent protection.
		Updated Figure 1 on page 1: Removed (EPAD), RTN and I ² C.
		Removed AN2033 throughout the datasheet.
		Added part numbers ZL9010MAIRZ and ZL9010MEVAL1Z to ordering information table on page 7. Ordering Information table on page 7: Added Firmware Revision column and note 4. On page 7 added part number key.
		Removed I ² C throughout the document.
		Pin description table on page 4 changes: Pin# A5: Added a text: A pull-up resistor is required for this application. pin# E1: Added See Table 8 for setting switching frequency. Added refer to "layout guide section" to pin numbers CI, D1 and FB+. Changed the type from "I" to "test". Added a text to FB+: "This pin is noise sensitive".
		On page 25; Added "Active Current Sharing" section.
		On page 26: Added the latest SnapShot Parameter Capture.
		Added PMBus command section.
		Completing a Power Supply Design section on page 15: Replaced I^2C address, I^2C clock and I^2C host to PMBus though out the datasheet.
		On page 67: Added firmware revision history. "Firmware Revision History" on page 67 updated codes from FC03, FC04 to FE03, FE04.
March 5, 2013	FN8422.0	Initial Release

About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask

Reliability reports are also available from our website at www.intersil.com/support

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html


Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com


Submit Document Feedback 68 intersil FN8422.3 March 16, 2016

Package Outline Drawing Y32.17.2x11.45

32 I/O 17.2 mm x 11.45 mm x 2.5 mm HDA MODULE Rev 1, 11/12










NOTES:

- 1. All dimensions are in millimeters.
- 2. 1.0mmx1.0mm represents the basic land grid pitch.
- 27" is the total number of I/O (excluding large pads).
 All 27 I/O's are centered in a fixed row and column matrix at 1.0mm pitch BSC.
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.
- Tolerance for exposed DAP edge location dimension on page 2 is ±0.1mm.








SIZE DETAILS FOR THE 5 EXPOSED DAPS
BOTTOM VIEW


NOTES


- 6. Shown centerline measurement of 0.46mm applies to ZL9006M module. For the ZL9010M module, this measurement is 0.33mm. All other measures identical for both the ZL9006M and ZL9010M modules.
- 7. Shown pad edge measurement of 3.87mm applies to ZL9006M module. For the ZL9010M module, this measurement is 3.60mm. All other measurements are identical for both the ZL9006M and ZL9010M modules.




NOTES:

8. Shown edge pad measurement of 2.39mm applies to ZL9006M module. For the ZL9010M module, this measurement is 2.13mm. All other measurements are identical for both the ZL9006M & ZL9010M modules.







PCB LAND PATTERN (FOR REFERENCE)
TOP VIEW

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Intersil:

ZL9010MIRZ ZL9010MIRZ-T ZL9010MAIRZ ZL9010MAIRZ-T