# N-channel TrenchMOS standard level FET Rev. 02 — 17 December 2010

Product data sheet

#### **Product profile** 1.

### **1.1 General description**

Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This product is designed and qualified for use in computing, communications, consumer and industrial applications only.

### 1.2 Features and benefits

- Higher operating power due to low thermal resistance
- Low conduction losses due to low on-state resistance
- Suitable for high frequency applications due to fast switching characteristics

### **1.3 Applications**

DC-to-DC converters

Switched-mode power supplies

### 1.4 Quick reference data

Quick reference da	ta				
Parameter	Conditions	Min	Тур	Max	Unit
drain-source voltage	T <sub>j</sub> ≥ 25 °C; T <sub>j</sub> ≤ 175 °C	-	-	100	V
drain current	$T_{mb} = 25 \text{ °C}; V_{GS} = 10 \text{ V}$	-	-	28	А
total power dissipation	T <sub>mb</sub> = 25 °C	-	-	107	W
racteristics					
drain-source on-state resistance	$V_{GS} = 10 \text{ V}; I_D = 14 \text{ A};$ $T_j = 25 \text{ °C}$	-	40	50	mΩ
characteristics					
gate-drain charge	$V_{GS} = 10 \text{ V}; I_D = 27 \text{ A};$ $V_{DS} = 80 \text{ V}; T_j = 25 \text{ °C}$	-	12	-	nC
	Parameter         drain-source         voltage         drain current         total power         dissipation         tracteristics         drain-source         on-state         resistance         characteristics	drain-source voltage $T_j \ge 25 \text{ °C}; T_j \le 175 \text{ °C}$ drain current $T_{mb} = 25 \text{ °C}; V_{GS} = 10 \text{ V}$ total power dissipation $T_{mb} = 25 \text{ °C}$ total power on-state resistance $T_j = 25 \text{ °C}$ characteristics gate-drain charge $V_{GS} = 10 \text{ V}; \text{ I}_D = 27 \text{ A};$	ParameterConditionsMindrain-source voltage $T_j \ge 25 \ ^{\circ}C; \ T_j \le 175 \ ^{\circ}C$ -drain current $T_{mb} = 25 \ ^{\circ}C; \ V_{GS} = 10 \ V$ -total power dissipation $T_{mb} = 25 \ ^{\circ}C$ -total power drain-source on-state resistance $V_{GS} = 10 \ V; \ I_D = 14 \ A;$ $T_j = 25 \ ^{\circ}C$ -characteristics $T_j = 25 \ ^{\circ}C$ -gate-drain charge $V_{GS} = 10 \ V; \ I_D = 27 \ A;$ -	ParameterConditionsMinTypdrain-source voltage $T_j \ge 25 \ ^\circ C; \ T_j \le 175 \ ^\circ C$ drain current $T_{mb} = 25 \ ^\circ C; \ V_{GS} = 10 \ V$ total power dissipation $T_{mb} = 25 \ ^\circ C$ total power dissipation $T_{mb} = 25 \ ^\circ C$ total power dissipation $T_{mb} = 25 \ ^\circ C$ total power drain-source on-state resistance $V_{GS} = 10 \ V; \ I_D = 14 \ A;$ $T_j = 25 \ ^\circ C$ -40characteristics $T_j = 25 \ ^\circ C$ -12	ParameterConditionsMinTypMaxdrain-source voltage $T_j \ge 25 \ ^{\circ}C; \ T_j \le 175 \ ^{\circ}C$ 100drain current $T_{mb} = 25 \ ^{\circ}C; \ V_{GS} = 10 \ V$ 28total power dissipation $T_{mb} = 25 \ ^{\circ}C$ 107tracteristics107tracteristics107drain-source on-state resistance $V_{GS} = 10 \ V; \ I_D = 14 \ A;$ $T_j = 25 \ ^{\circ}C$ -4050characteristics4050gate-drain charge $V_{GS} = 10 \ V; \ I_D = 27 \ A;$ -12-



### N-channel TrenchMOS standard level FET

## 2. Pinning information

Table 2.	Pinning	j information		
Pin	Symbol	Description	Simplified outline	Graphic symbol
1	G	gate		_
2	D	drain <sup>[1]</sup>	mb	
3	S	source		
mb	D	mounting base; connected to drain		mbb076 S
			SOT404 (D2PAK)	

[1] It is not possible to make connection to pin 2.

## 3. Ordering information

#### Table 3.Ordering information

Type number	Package		
	Name	Description	Version
PHB27NQ10T	D2PAK	plastic single-ended surface-mounted package (D2PAK); 3 leads (one lead cropped)	SOT404

N-channel TrenchMOS standard level FET

## 4. Limiting values

#### Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Мах	Unit
V <sub>DS</sub>	drain-source voltage	T <sub>j</sub> ≥ 25 °C; T <sub>j</sub> ≤ 175 °C	-	100	V
V <sub>DGR</sub>	drain-gate voltage	T <sub>j</sub> ≥ 25 °C; T <sub>j</sub> ≤ 175 °C; R <sub>GS</sub> = 20 kΩ	-	100	V
V <sub>GS</sub>	gate-source voltage		-20	20	V
I <sub>D</sub>	drain current	V <sub>GS</sub> = 10 V; T <sub>mb</sub> = 100 °C	-	20	А
		V <sub>GS</sub> = 10 V; T <sub>mb</sub> = 25 °C	-	28	А
I <sub>DM</sub>	peak drain current	pulsed; T <sub>mb</sub> = 25 °C	-	112	А
P <sub>tot</sub>	total power dissipation	T <sub>mb</sub> = 25 °C	-	107	W
T <sub>stg</sub>	storage temperature		-55	175	°C
Tj	junction temperature		-55	175	°C
Source-drai	n diode				
I <sub>S</sub>	source current	T <sub>mb</sub> = 25 °C	-	28	А
I <sub>SM</sub>	peak source current	pulsed; T <sub>mb</sub> = 25 °C	-	112	А
Avalanche r	uggedness				
E <sub>DS(AL)S</sub>	non-repetitive drain-source avalanche energy	$V_{GS} = 10 \text{ V}; \text{ T}_{j(init)} = 25 \text{ °C}; \text{ I}_{D} = 20 \text{ A};$ $V_{sup} \le 25 \text{ V}; \text{ unclamped}; \text{ t}_{p} = 100 \mu\text{s}$	-	128	mJ
I <sub>AS</sub>	non-repetitive avalanche current	$V_{sup} \le 25$ V; $V_{GS} = 10$ V; $T_{j(init)} = 25$ °C; R <sub>GS</sub> = 50 Ω; unclamped	-	28	А





Fig 1. Normalized total power dissipation as a function of mounting base temperature






### **NXP Semiconductors**

## PHB27NQ10T


#### N-channel TrenchMOS standard level FET



### 5. Thermal characteristics

#### Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>th(j-mb)</sub>	thermal resistance from junction to mounting base		-	-	1.4	K/W
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	mounted on printed-circuit board; minimum footprint	-	50	-	K/W




N-channel TrenchMOS standard level FET

## 6. Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	racteristics	Conditions	NVIII I	קעי	Max	Onit
		$1 - 0.25 = 0.11 = 0.11 = 25 \circ 0.01$	100	-	-	V
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$I_D = 0.25 \text{ mA}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$		-		V
. /	6	$I_D = 0.25 \text{ mA}; V_{GS} = 0 \text{ V}; T_j = -55 \text{ °C}$	89	-	-	-
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_{D} = 1 \text{ mA}; V_{DS} = V_{GS}; T_{j} = -55 \text{ °C}$	-	-	6	V
vollage	voltage	$I_{D} = 1 \text{ mA}; V_{DS} = V_{GS}; T_{j} = 175 \text{ °C}$	1	-	-	V
		$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 25 \text{ °C}$	2	3	4	V
I <sub>DSS</sub>	drain leakage current	$V_{DS}$ = 100 V; $V_{GS}$ = 0 V; $T_j$ = 25 °C	-	0.05	10	μA
		$V_{DS}$ = 100 V; $V_{GS}$ = 0 V; $T_j$ = 175 °C	-	-	500	μA
I <sub>GSS</sub>	gate leakage current	$V_{GS} = 20 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	10	100	nA
		$V_{GS}$ = -20 V; $V_{DS}$ = 0 V; $T_j$ = 25 °C	-	10	100	nA
R <sub>DSon</sub> drain-source on-state		$V_{GS}$ = 10 V; I <sub>D</sub> = 14 A; T <sub>j</sub> = 175 °C	-	-	135	mΩ
resistance		$V_{GS}$ = 10 V; $I_D$ = 14 A; $T_j$ = 25 °C	-	40	50	mΩ
Dynamic o	haracteristics					
Q <sub>G(tot)</sub>	total gate charge	$I_D = 27 \text{ A}; V_{DS} = 80 \text{ V}; V_{GS} = 10 \text{ V};$	-	30	-	nC
Q <sub>GS</sub>	gate-source charge	T <sub>j</sub> = 25 °C	-	6	-	nC
Q <sub>GD</sub>	gate-drain charge		-	12	-	nC
C <sub>iss</sub>	input capacitance	V <sub>DS</sub> = 25 V; V <sub>GS</sub> = 0 V; f = 1 MHz;	-	1240	-	pF
C <sub>oss</sub>	output capacitance	T <sub>j</sub> = 25 °C	-	172	-	pF
C <sub>rss</sub>	reverse transfer capacitance		-	100	-	pF
t <sub>d(on)</sub>	turn-on delay time	$V_{DS} = 50 \text{ V}; \text{ R}_{L} = 1.8 \Omega; \text{ V}_{GS} = 10 \text{ V};$	-	12	-	ns
t <sub>r</sub>	rise time	$R_{G(ext)} = 5.6 \ \Omega; T_j = 25 \ ^{\circ}C$	-	43	-	ns
t <sub>d(off)</sub>	turn-off delay time		-	32	-	ns
t <sub>f</sub>	fall time		-	24	-	ns
L <sub>D</sub>	internal drain inductance	Measured tab to centre of die; T <sub>i</sub> = 25 °C	-	3.5	-	nH
L <sub>S</sub>	internal source inductance	Measured from source lead to source bond pad; $T_j = 25 \text{ °C}$	-	7.5	-	nH
Source-dr	ain diode					
V <sub>SD</sub>	source-drain voltage	I <sub>S</sub> = 14 A; V <sub>GS</sub> = 0 V; T <sub>j</sub> = 25 °C	-	0.9	1.2	V
t <sub>rr</sub>	reverse recovery time	I <sub>S</sub> = 14 A; dI <sub>S</sub> /dt = -100 A/μs; V <sub>GS</sub> = 0 V;	-	60	-	ns
Q <sub>r</sub>	recovered charge	V <sub>DS</sub> = 25 V; T <sub>j</sub> = 25 °C	_	160	-	nC


### N-channel TrenchMOS standard level FET



### **NXP Semiconductors**


## PHB27NQ10T

#### N-channel TrenchMOS standard level FET



N-channel TrenchMOS standard level FET

#### **Package outline** 7.



### Fig 15. Package outline SOT404 (D2PAK)

PHB27NQ10T **Product data sheet** 

### N-channel TrenchMOS standard level FET

## 8. Revision history

Table 7.	<b>Revision history</b>				
Document	t ID	Release date	Data sheet status	Change notice	Supersedes
PHB27NQ	10T v.2	20101217	Product data sheet	-	PHB_PHD_PHP27NQ10T v.1
Modificatio	ons:		of this data sheet has be of NXP Semiconductors.	•	comply with the new identity
		<ul> <li>Legal texts</li> </ul>	have been adapted to th	ne new company n	ame where appropriate.
		<ul> <li>Type number</li> </ul>	er PHB27NQ10T separa	ated from data she	et PHB_PHD_PHP27NQ10T v.1.
PHB_PHD	_PHP27NQ10T v.1	19990801	Product specification	-	-

#### N-channel TrenchMOS standard level FET

### 9. Legal information

### 9.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <u>http://www.nxp.com</u>.

### 9.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 9.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product sole and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective

#### N-channel TrenchMOS standard level FET

agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the

## **10. Contact information**

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

### 9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Adelante, Bitport, Bitsound, CoolFlux, CoReUse, DESFire, EZ-HV, FabKey, GreenChip, HiPerSmart, HITAG, I<sup>2</sup>C-bus logo, ICODE, I-CODE, ITEC, Labelution, MIFARE, MIFARE Plus, MIFARE Ultralight, MoReUse, QLPAK, Silicon Tuner, SiliconMAX, SmartXA, STARplug, TOPFET, TrenchMOS, TriMedia and UCODE — are trademarks of NXP B.V.

 ${\rm HD}\ {\rm Radio}\ {\rm and}\ {\rm HD}\ {\rm Radio}\ {\rm logo}\ -$  are trademarks of iBiquity Digital Corporation.

#### N-channel TrenchMOS standard level FET

## **11. Contents**

1	Product profile1
1.1	General description1
1.2	Features and benefits1
1.3	Applications1
1.4	Quick reference data1
2	Pinning information2
3	Ordering information2
4	Limiting values
5	Thermal characteristics4
6	Characteristics5
7	Package outline8
8	Revision history9
9	Legal information10
9.1	Data sheet status
9.2	Definitions10
9.3	Disclaimers
9.4	Trademarks11
10	Contact information11

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

#### © NXP B.V. 2010.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 17 December 2010 Document identifier: PHB27NQ10T

## **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

NXP: PHB27NQ10T,118